rvboards / d1_demoLinks
The demo projects for Allwinner D1 SBC
☆24Updated 3 years ago
Alternatives and similar repositories for d1_demo
Users that are interested in d1_demo are comparing it to the libraries listed below
Sorting:
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆80Updated 3 years ago
- Allwinner D1 For RISCV-64 Boards Awesome.☆84Updated 3 years ago
- The directory to save Bumblebee core's documents, just for GD32VF103 RISC-V Core☆41Updated 4 years ago
- Mainline-friendly SPL for D1☆34Updated 2 years ago
- YuzukiNezha D1s is a SOM based on Allwinner D1s☆15Updated 3 years ago
- Embedded libc,especially for RISC-V.☆36Updated 3 weeks ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- ☆43Updated 4 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- Deprecated, please use https://github.com/Nuclei-Software/nuclei-sdk☆21Updated 4 years ago
- build mainline SBI and Linux for allwinner D1 nezha board☆10Updated 3 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆14Updated last year
- A baremetal experiment of Allwinner D1, without FEL☆32Updated 2 years ago
- Apache NuttX RTOS on 64-bit RISC-V Sophgo SG2000 (T-Head C906 / Milk-V Duo S)☆35Updated this week
- M1s(BL808)SDK☆58Updated 2 years ago
- ☆17Updated 3 years ago
- ☆31Updated 2 months ago
- GNU toolchain for AndesCore☆25Updated last month
- sipeed2022_spring_competition☆11Updated 3 years ago
- PaserTech PaskiSoC 一个低成本的riscv soc实现, 支持32bit linux with mmu☆19Updated 3 weeks ago
- Linux0.11 with MMU for K210(RISC-V) Version☆90Updated 5 years ago
- Standalone SDK for kendryte K210☆23Updated 4 years ago
- "Yun", aka cloud, On Chip (YoC) is based on AliOS Things for Xuantie RISC-V CPU with components optimized for bluetooth, WiFi, voice, vis…☆44Updated last week
- ☆10Updated 4 years ago
- Opensource embedded controller firmware for sipeed boards.☆39Updated 6 years ago
- Allwinner document collection☆54Updated last month
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆9Updated 5 years ago
- K210 run linux nommu (From Damien Le Moal's patch)☆157Updated last year
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆12Updated 4 years ago