BryceYuZh / Razavi-Electronics2-NotesLinks
☆21Updated 4 years ago
Alternatives and similar repositories for Razavi-Electronics2-Notes
Users that are interested in Razavi-Electronics2-Notes are comparing it to the libraries listed below
Sorting:
- ☆88Updated 2 weeks ago
- This repo provide an index of VLSI content creators and their materials☆161Updated last year
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆432Updated 4 months ago
- ECE 3300 HDL Code☆60Updated 2 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆280Updated 6 months ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆31Updated last year
- ☆117Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆122Updated 3 years ago
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- Design of a 16-Bit CPU using Verilog☆43Updated 6 years ago
- Verilog HDL files☆161Updated last year
- ☆13Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆165Updated last year
- For aspiring hardware engineers out there.☆79Updated 9 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆30Updated 4 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆82Updated 3 years ago
- Verilog implementation of a pre-trained handwritten digit recognition simple neural network.☆26Updated last year
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆143Updated 2 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆29Updated last year
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆48Updated 5 years ago
- SystemVerilog Tutorial☆185Updated 2 weeks ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆115Updated 2 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆101Updated 2 years ago
- 100 Days of RTL☆403Updated last year
- Trying to get a new skill☆27Updated 11 months ago
- ☆39Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆97Updated last year
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆58Updated 3 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆26Updated 10 months ago