BryceYuZh / Razavi-Electronics2-NotesLinks
☆17Updated 4 years ago
Alternatives and similar repositories for Razavi-Electronics2-Notes
Users that are interested in Razavi-Electronics2-Notes are comparing it to the libraries listed below
Sorting:
- ☆82Updated this week
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆386Updated last month
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆399Updated 9 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆115Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆157Updated last year
- ECE 3300 HDL Code☆56Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆265Updated 3 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆30Updated last month
- 100 Days of RTL☆390Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆24Updated last year
- ☆115Updated last year
- opensource EDA tool flor VLSI design☆33Updated last year
- Fundamental analog circuit designs to kick start and embark the journey in the world of IC design.☆28Updated 2 years ago
- Trying to get a new skill☆25Updated 8 months ago
- Design of a 16-Bit CPU using Verilog☆39Updated 6 years ago
- ☆13Updated 11 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆75Updated 3 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆26Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated 2 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆11Updated 9 months ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆13Updated 9 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆93Updated 2 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆23Updated 7 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆139Updated 3 months ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆14Updated last year
- For aspiring hardware engineers out there.☆72Updated 5 months ago
- Verilog HDL files☆149Updated last year
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- Solve one design problem each day for a month☆46Updated 2 years ago
- ☆16Updated last year