nakane1chome / modern-cxx-riscv

Related projects ⓘ

Alternatives and complementary repositories for modern-cxx-riscv

• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆59Updated 2 years ago
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆48Updated 8 months ago
• AlSaqr-platform / he-soc
  ☆33Updated this week
• aignacio / nox
  RISC-V Nox core
  ☆61Updated 3 months ago
• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆42Updated 3 weeks ago
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆37Updated 5 months ago
• QuickLogic-Corp / qorc-sdk
  Open source FreeRTOS SDK for EOS S3 MCU+eFPGA SoC including gateware, software and documentation under QuickLogic Open Reconfigurable Com…
  ☆44Updated last year
• smunaut / iCE40linux
  Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker
  ☆94Updated last year
• olofk / observer
  ☆40Updated 4 years ago
• amichai-bd / riscv-multi-core-lotr
  RISCV core RV32I/E.4 threads in a ring architecture
  ☆30Updated last year
• antmicro / embench-tester
  ☆13Updated last year
• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆22Updated 11 months ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆66Updated this week
• stnolting / riscv-debug-dtm
  🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.
  ☆22Updated last year
• aignacio / riscv_verilator_model
  RISCV model for Verilator/FPGA targets
  ☆45Updated 5 years ago
• openhwgroup / riscv-ovpsim-corev
  ☆11Updated 11 months ago
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆33Updated 2 years ago
• polarfire-soc / hart-software-services
  PolarFire SoC hart software services
  ☆36Updated 3 weeks ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last year
• esynr3z / usb20dev
  USB 2.0 FS Device controller IP core written in SystemVerilog
  ☆33Updated 5 years ago
• vfinotti / cortex-m0-soft-microcontroller
  Soft-microcontroller implementation of an ARM Cortex-M0
  ☆23Updated 5 years ago
• yavuz650 / RISC-V
  Repository for Hornet RISC-V Core
  ☆19Updated 2 years ago
• ultraembedded / core_usb_fs_phy
  USB Full Speed PHY
  ☆39Updated 4 years ago
• pulp-platform / trdb
  RISC-V processor tracing tools and library
  ☆15Updated 8 months ago
• ultraembedded / librtos
  Very basic real time operating system for embedded systems...
  ☆14Updated 4 years ago
• agra-uni-bremen / microrv32
  SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype
  ☆42Updated 3 weeks ago
• fjullien / jtag_vpi
  TCP/IP controlled VPI JTAG Interface.
  ☆60Updated 3 years ago
• ZipCPU / arrowzip
  A ZipCPU based demonstration of the MAX1000 FPGA board
  ☆21Updated 3 years ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• open-design / riscv-soc-cores
  ☆37Updated 3 years ago