Alternatives and similar repositories for modern-cxx-riscv

Users that are interested in modern-cxx-riscv are comparing it to the libraries listed below

• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆70Updated 2 years ago
• AlSaqr-platform / he-soc
  ☆32Updated last week
• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆59Updated 2 months ago
• Avnet / petalinux
  Repository used to support automated builds under PetaLinux tools that use Yocto.
  ☆62Updated 7 months ago
• open-design / riscv-soc-cores
  ☆39Updated 4 years ago
• ATaylorCEngFIET / Mastering_AMD_MicroBlaze_Processor_The_PetaLinux_Class
  ☆17Updated last year
• mattvenn / flipflop_demo
  Flip flop setup, hold & metastability explorer tool
  ☆51Updated 3 years ago
• Digilent / digilent-vivado-scripts
  ☆69Updated 3 months ago
• tinyvision-ai-inc / Vision-FPGA-SoM
  tinyVision.ai Vision & Sensor FPGA System on Module
  ☆45Updated 4 years ago
• antmicro / embench-tester
  ☆14Updated 2 years ago
• arm-university / Fundamentals-of-System-on-Chip-Design-on-Arm-Cortex-M-Microcontrollers
  A textbook on understanding system on chip design
  ☆48Updated 4 months ago
• antmicro / litex-vexriscv-tensorflow-lite-demo
  TF Lite demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board
  ☆68Updated 3 years ago
• stnolting / riscv-debug-dtm
  🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.
  ☆27Updated 2 years ago
• Efinix-Inc / xyloni
  This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.
  ☆43Updated 2 years ago
• bluespec / RISCV_gdbstub
  A gdbstub for connecting GDB to a RISC-V Debug Module
  ☆30Updated last year
• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆23Updated last year
• robseb / HPS2FPGAmapping
  SoCFPGA: Mapping HPS Peripherals, like I²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cycl…
  ☆38Updated 4 years ago
• Xilinx / bootgen
  bootgen source code
  ☆50Updated this week
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆69Updated 8 years ago
• sergachev / litex-template
  Template project for LiteX-based SoCs
  ☆20Updated 4 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆107Updated last month
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆50Updated 7 months ago
• aignacio / riscv_verilator_model
  RISCV model for Verilator/FPGA targets
  ☆53Updated 6 years ago
• olofk / observer
  ☆42Updated 5 years ago
• verilator / example-systemverilog
  ☆40Updated last year
• polarfire-soc / polarfire-soc-bare-metal-examples
  Bare metal example software projects for PolarFire SoC
  ☆39Updated 2 months ago
• rlangoy / ZedBoard-BareMetal-Examples
  ZedBoard Bare Metal examples
  ☆22Updated 4 years ago
• vfinotti / cortex-m0-soft-microcontroller
  Soft-microcontroller implementation of an ARM Cortex-M0
  ☆26Updated 6 years ago
• polarfire-soc / hart-software-services
  PolarFire SoC hart software services
  ☆47Updated last month
• olgirard / openmsp430
  The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
  ☆65Updated 7 years ago