altera-opensource / ghrd-socfpga

Related projects: ⓘ

• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆65Updated 5 months ago
• OVGN / OpenHBMC
  Open-source high performance AXI4-based HyperRAM memory controller
  ☆55Updated last year
• fjullien / jtag_vpi
  TCP/IP controlled VPI JTAG Interface.
  ☆58Updated 2 years ago
• dmitrodem / p1735_decryptor
  IEEE P1735 decryptor for VHDL
  ☆23Updated 9 years ago
• Digilent / digilent-vivado-scripts
  ☆62Updated 2 months ago
• antmicro / nvme-verilog-pcie
  ☆43Updated 2 years ago
• freecores / ethmac
  Ethernet MAC 10/100 Mbps
  ☆75Updated 4 years ago
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆48Updated 2 months ago
• airhdl / spi-to-axi-bridge
  An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.
  ☆40Updated 9 months ago
• CoreyChen922 / sata3_host_controller
  It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.
  ☆60Updated 3 months ago
• CospanDesign / nysa-sata
  ☆79Updated 7 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆52Updated last year
• ultraembedded / core_ft60x_axi
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆84Updated 4 years ago
• wyvernSemi / pcievhost
  PCIe (1.0a to 2.0) Virtual host model for verilog
  ☆75Updated 3 weeks ago
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆45Updated 3 months ago
• avelure / doxygen-verilog
  Doxygen with verilog support
  ☆36Updated 5 years ago
• pulp-platform / axi_spi_slave
  ☆21Updated 3 years ago
• alexforencich / cocotbext-eth
  Ethernet interface modules for Cocotb
  ☆53Updated 10 months ago
• alexforencich / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆53Updated 4 months ago
• fpgadeveloper / ethernet-fmc-processorless
  Example designs for using Ethernet FMC without a processor (ie. state machine based)
  ☆27Updated 10 months ago
• Xilinx / pcie-model
  PCI Express controller model
  ☆41Updated last year
• dineshannayya / yifive_r0
  A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program
  ☆17Updated last year
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆46Updated 2 weeks ago
• chipsalliance / Cores-SweRV_fpga
  ☆39Updated 4 years ago
• ultraembedded / core_soc
  Basic Peripheral SoC (SPI, GPIO, Timer, UART)
  ☆57Updated 4 years ago
• kole-huang / picorv32_soc
  picorv32_soc, simulation env, FPGA, boot code, RTOS
  ☆14Updated 5 years ago
• corundum / ethernet-switch
  Ethernet switch implementation written in Verilog
  ☆38Updated last year
• freecores / jtag
  JTAG Test Access Port (TAP)
  ☆30Updated 10 years ago
• suoto / fpga_cores
  ☆32Updated last year
• ZipCPU / qspiflash
  A set of Wishbone Controlled SPI Flash Controllers
  ☆72Updated last year