altera-opensource / ghrd-socfpga
☆26Updated 2 weeks ago
Related projects: ⓘ
- Vivado build system☆65Updated 5 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆55Updated last year
- TCP/IP controlled VPI JTAG Interface.☆58Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆23Updated 9 years ago
- ☆62Updated 2 months ago
- ☆43Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆75Updated 4 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆48Updated 2 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆40Updated 9 months ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆60Updated 3 months ago
- ☆79Updated 7 years ago
- Extensible FPGA control platform☆52Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆84Updated 4 years ago
- PCIe (1.0a to 2.0) Virtual host model for verilog☆75Updated 3 weeks ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆45Updated 3 months ago
- Doxygen with verilog support☆36Updated 5 years ago
- ☆21Updated 3 years ago
- Ethernet interface modules for Cocotb☆53Updated 10 months ago
- Open source FPGA-based NIC and platform for in-network compute☆53Updated 4 months ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆27Updated 10 months ago
- PCI Express controller model☆41Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Generate address space documentation HTML from compiled SystemRDL input☆46Updated 2 weeks ago
- ☆39Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆57Updated 4 years ago
- picorv32_soc, simulation env, FPGA, boot code, RTOS☆14Updated 5 years ago
- Ethernet switch implementation written in Verilog☆38Updated last year
- JTAG Test Access Port (TAP)☆30Updated 10 years ago
- ☆32Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆72Updated last year