Alternatives and similar repositories for verilog-ts-mode:

Users that are interested in verilog-ts-mode are comparing it to the libraries listed below

• gmlarumbe / verilog-ext
  Verilog Extensions for Emacs
  ☆60Updated last month
• gmlarumbe / fpga
  fpga.el - FPGA & ASIC Utils for Emacs
  ☆22Updated last month
• embed-me / vunit-mode
  A simple Emacs minor mode for VUnit
  ☆12Updated last year
• gmlarumbe / vhdl-ext
  VHDL Extensions for Emacs
  ☆35Updated last month
• veripool / verilog-mode
  Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.
  ☆270Updated 3 weeks ago
• gmlarumbe / tree-sitter-systemverilog
  Rewrite of tree-sitter-verilog
  ☆16Updated last month
• jwwebbopen / SystemVerilogTools
  Tools for SystemVerilog development.
  ☆15Updated 7 years ago
• dallingham / verilog-mode-snippets
  A set of yasnippets for emacs that assist with SystemVerilog
  ☆11Updated 13 years ago
• jwwebbopen / VerilogTools
  Tools for Verilog HDL development.
  ☆10Updated 12 years ago
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆31Updated last year
• alexforencich / cocotbext-i2c
  I2C models for cocotb
  ☆29Updated 10 months ago
• CESNET / ofm
  Open FPGA Modules
  ☆23Updated 4 months ago
• wyvernSemi / eccExamples
  Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material
  ☆11Updated last year
• wavedrom / cli
  CLI for WaveDrom
  ☆61Updated last year
• OSVVM / Documentation
  OSVVM Documentation
  ☆33Updated this week
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆96Updated 3 months ago
• imc-trading / svlangserver
  ☆106Updated 9 months ago
• PyFPGA / HDLconv
  HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…
  ☆21Updated last week
• jamescherti / dir-config.el
  dir-config.el - Automatically find and load the .dir-config.el Elisp file
  ☆21Updated last week
• yaozhaosh / chisel-aes
  Chisel implementation of AES
  ☆23Updated 4 years ago
• VHDL / news
  VHDL related news.
  ☆25Updated this week
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆65Updated 2 weeks ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆35Updated 2 months ago
• Mluckydwyer / hw-ci
  Hardware CD/CI and Development Containers 🚢
  ☆10Updated 2 years ago
• raysalemi / fpgasimulation
  Example files for the book FPGA SIMULATION
  ☆20Updated 7 years ago
• ymherklotz / dotfiles
  Personal dotfiles for linux and macos.
  ☆9Updated last year
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆202Updated this week
• cclienti / svmodule
  SystemVerilog & Verilog Module I/O parser and printer
  ☆25Updated 3 years ago
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆42Updated 2 years ago
• ultraembedded / core_soc
  Basic Peripheral SoC (SPI, GPIO, Timer, UART)
  ☆62Updated 4 years ago