Alternatives and similar repositories for verilog-ts-mode:

Users that are interested in verilog-ts-mode are comparing it to the libraries listed below

• gmlarumbe / verilog-ext
  Verilog Extensions for Emacs
  ☆62Updated 2 weeks ago
• embed-me / vunit-mode
  A simple Emacs minor mode for VUnit
  ☆12Updated last year
• gmlarumbe / vhdl-ext
  VHDL Extensions for Emacs
  ☆34Updated 2 weeks ago
• gmlarumbe / fpga
  fpga.el - FPGA & ASIC Utils for Emacs
  ☆22Updated 2 weeks ago
• gmlarumbe / tree-sitter-systemverilog
  Rewrite of tree-sitter-verilog
  ☆21Updated last week
• dallingham / verilog-mode-snippets
  A set of yasnippets for emacs that assist with SystemVerilog
  ☆11Updated 13 years ago
• veripool / verilog-mode
  Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.
  ☆270Updated 2 months ago
• jwwebbopen / SystemVerilogTools
  Tools for SystemVerilog development.
  ☆15Updated 7 years ago
• jwwebbopen / VerilogTools
  Tools for Verilog HDL development.
  ☆10Updated 12 years ago
• OSVVM / Documentation
  OSVVM Documentation
  ☆33Updated this week
• PyFPGA / HDLconv
  HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…
  ☆24Updated 3 weeks ago
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆31Updated last year
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆30Updated 2 months ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 2 months ago
• bpadalino / vhdl-format
  VHDL String Formatting Library
  ☆25Updated 11 months ago
• tbanel / uniline
  draw UNICODE diagrams within your texts in Emacs
  ☆107Updated this week
• chipsalliance / fpga-interchange-schema
  ☆55Updated 2 years ago
• nowislewis / nowisemacs
  A full-blown emacs configuration framework with easy abstraction
  ☆50Updated last week
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆98Updated 4 months ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆36Updated 4 months ago
• flatwhatson / guix-channel
  Package definitions for GNU Guix
  ☆108Updated 2 years ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆53Updated last year
• CESNET / ofm
  Open FPGA Modules
  ☆23Updated 5 months ago
• mathworks / Emacs-MATLAB-Mode
  Edit, lint, debug, and run MATLAB in Emacs
  ☆12Updated this week
• alexforencich / cocotbext-i2c
  I2C models for cocotb
  ☆31Updated 2 weeks ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆134Updated 2 weeks ago
• karthink / consult-reftex
  ☆22Updated last year
• rileyrg / Emacs-Customisations
  Emacs Customisation. Org Babel based emacs customisations.
  ☆9Updated last week
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆91Updated 2 weeks ago