抢选课系统
☆22Sep 1, 2023Updated 2 years ago
Alternatives and similar repositories for project
Users that are interested in project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Jul 3, 2025Updated 11 months ago
- Research code for "Towards multi-task learning of speech and speaker recognition" at https://arxiv.org/pdf/2302.12773.pdf☆12Dec 2, 2024Updated last year
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆16Nov 12, 2025Updated 6 months ago
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆14Aug 1, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头，使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后，在使用FAST计算图像特征点的同时，构建滑动窗口计算图像各个像素点的BRIEF描述符，完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配，最后…☆21Apr 16, 2025Updated last year
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆24Jun 30, 2025Updated 11 months ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- ☆12Oct 19, 2020Updated 5 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Oct 8, 2019Updated 6 years ago
- [TCSVT'22] Official Implementation of STI-VQA☆12Oct 18, 2023Updated 2 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- (NeurIPS 2023 Workshop on DGM4H) Official Implementation of "Adversarial Fine-tuning using Generated Respiratory Sound to Address Class I…☆19Dec 5, 2024Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 数据结构与算法基础（青岛大学-王卓）☆33Oct 4, 2021Updated 4 years ago
- Innovus backend scripts☆14Jun 20, 2022Updated 3 years ago
- [CVPR 2024] This is the official implementation of "MART: Masked Affective RepresenTation Learning via Masked Temporal Distribution Disti…☆22Jun 14, 2025Updated 11 months ago
- 基于Risc-V的计算机体系结构设计。一栈式打通riscv架构硬件模拟器、操作系统、应用层！☆21Nov 25, 2024Updated last year
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆22Dec 22, 2020Updated 5 years ago
- ☆19May 1, 2023Updated 3 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Aug 11, 2021Updated 4 years ago
- 深度学习500问，以问答形式对常用的概率知识、线性代数、机器学习、深度学习、计算机视觉等热点问题进行阐述，以帮助自己及有需要的读者。 全书分为18个章节，50余万字。由于水平有限，书中不妥之处恳请广大读者批评指正。 未完待续............ 如有意合作，联系sc…☆13Oct 14, 2021Updated 4 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22May 7, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆21Jul 18, 2019Updated 6 years ago
- 基于Stemblock+shufflenet改进YOLOv5的垃圾分类检测系统☆29Nov 27, 2023Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆28Feb 11, 2024Updated 2 years ago
- Two-stage Temporal Modelling Framework for Video-based Depression Recognition using Graph Representation☆31Dec 9, 2024Updated last year
- 广东工业大学教务系统选课助手☆29Mar 28, 2019Updated 7 years ago
- 电梯调度仿真程序☆29Jan 9, 2020Updated 6 years ago
- code for paper 'Spatial-Temporal Attention Network for Depression Recognition from Facial Videos'☆37Dec 27, 2024Updated last year
- Deformable Speech Transformer (DST)☆35Aug 8, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 2BiVQA is a no-reference deep learning based video quality assessment metric.☆34Sep 26, 2022Updated 3 years ago
- 实现一个基础但功能完善的计算机系统,根据《自己动手写ＣＰＵ》实现，开发板为Nexys4 DDR☆34Mar 10, 2024Updated 2 years ago
- 大连理工大学集成电路学院本科课程指南☆43Nov 7, 2024Updated last year
- ☆38Aug 12, 2015Updated 10 years ago
- 3-D Convolutional Recurrent Neural Networks With Attention Model for Speech Emotion Recognition.☆44Nov 13, 2020Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆57May 10, 2021Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago