抢选课系统
☆23Sep 1, 2023Updated 3 years ago
Alternatives and similar repositories for project
Users that are interested in project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Nov 30, 2023Updated 2 years ago
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆15Aug 1, 2023Updated 3 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆15Aug 26, 2024Updated 2 years ago
- ☆16Jan 31, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- 《CPU设计实战》学习记录及代码☆15Dec 30, 2023Updated 2 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- 使用Vue2.x和SpringBoot2.x实现的低代码生成器，可视化配置数据源，可在线创建数据库表结构，MyBatis和MyBatisPlus两种ORM持久层框架模板的SpringBoot项目快速构建的一站式解决方案☆20Feb 2, 2023Updated 3 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆17Sep 18, 2026Updated 3 weeks ago
- This is the Adobe AIR SDK of☆24Dec 16, 2024Updated last year
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头，使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后，在使用FAST计算图像特征点的同时，构建滑动窗口计算图像各个像素点的BRIEF描述符，完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配，最后…☆24Apr 16, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆20May 1, 2023Updated 3 years ago
- 基于Risc-V的计算机体系结构设计。一栈式打通riscv架构硬件模拟器、操作系统、应用层！☆22Nov 25, 2024Updated last year
- 复微杯☆18Aug 7, 2024Updated 2 years ago
- ☆24Feb 12, 2018Updated 8 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22May 7, 2024Updated 2 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 7 years ago
- 专注于改进RT-DETR模型，🚀 in PyTorch >, Support to improve backbone, neck, head, loss, IoU and other modules🚀based on Ultralytics☆21May 8, 2024Updated 2 years ago
- Pytorch code for An Open-World Extension to Knowledge Graph Completion Models (AAAI 2019)☆39Jun 21, 2022Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆33Feb 11, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- IntelliJ Platform plugin that colors bracket pairs and indentation.☆27Jul 25, 2026Updated 2 months ago
- ☆28Sep 19, 2026Updated 3 weeks ago
- ☆29Aug 9, 2026Updated 2 months ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆23Dec 22, 2020Updated 5 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 10 years ago
- 广东工业大学教务系统选课助手☆32Mar 28, 2019Updated 7 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆36Aug 22, 2024Updated 2 years ago
- 抢课用简易脚本，适用于华中科技大学/华科/华科网安/网络空间安全学院 Ez Script for HUST(Huazhong University of Science&Technology) OCSS☆32Sep 4, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 实现一个基础但功能完善的计算机系统,根据《自己动手写ＣＰＵ》实现，开发板为Nexys4 DDR☆35Mar 10, 2024Updated 2 years ago
- 大连理工大学集成电路学院本科课程指南☆45Nov 7, 2024Updated last year
- ☆38Aug 12, 2015Updated 11 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆59May 10, 2021Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- upgrade to e203 (a risc-v core)☆46Aug 9, 2020Updated 6 years ago
- AXI Interconnect☆58Aug 20, 2021Updated 5 years ago