YiMing-Chris / projectView external linksLinks
抢选课系统
☆23Sep 1, 2023Updated 2 years ago
Alternatives and similar repositories for project
Users that are interested in project are comparing it to the libraries listed below
Sorting:
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头，使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后，在使用FAST计算图像特征点的同时，构建滑动窗口计算图像各个像素点的BRIEF描述符，完成后根据BRIEF描述符对两幅图像上的特征 点进行暴力匹配，最后…☆20Apr 16, 2025Updated 9 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 7 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- ☆10Dec 15, 2023Updated 2 years ago
- 《CPU设计实战》学习记录及代码☆13Dec 30, 2023Updated 2 years ago
- 使用Vue2.x和SpringBoot2.x实现的低代码生成器，可视化 配置数据源，可在线创建数据库表结构，MyBatis和MyBatisPlus两种ORM持久层框架模板的SpringBoot项目快速构建的一站式解决方案☆20Feb 2, 2023Updated 3 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 3 years ago
- 基于Risc-V的计算机体系结构设计。一栈式打通riscv架构硬件模拟器、操作系统、应用层！☆18Nov 25, 2024Updated last year
- ☆17Jan 31, 2024Updated 2 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆22Dec 22, 2020Updated 5 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22May 7, 2024Updated last year
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 6 years ago
- 电梯调度仿真程序☆28Jan 9, 2020Updated 6 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- 抢课用简易脚本，适 用于华中科技大学/华科/华科网安/网络空间安全学院 Ez Script for HUST(Huazhong University of Science&Technology) OCSS☆34Sep 4, 2025Updated 5 months ago
- 广东工业大学教务系统选课助手☆28Mar 28, 2019Updated 6 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- 一个丰富的API开放调用平台，为开发者提供便捷、实用的API调用体验 Java + React 全栈项目，包括网站前台+管理员后台☆42Nov 14, 2023Updated 2 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆51Apr 23, 2020Updated 5 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- 大学生选课管理系统☆69Nov 20, 2022Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 3 years ago
- ☆72Apr 23, 2023Updated 2 years ago
- Learning how to make RISC-V 32bit CPU with Chisel☆70Sep 17, 2021Updated 4 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆87Nov 28, 2019Updated 6 years ago
- 使用MovieLens数据集实现了基于Auto Encoder(AE), Variational Auto Encoder(VAE), BERT的深度学习电影推荐系统☆77Dec 18, 2020Updated 5 years ago
- MySQL数据归档小工具☆88Dec 15, 2017Updated 8 years ago
- OpenXuantie - OpenE902 Core☆172Jun 28, 2024Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆147Jun 23, 2024Updated last year
- AXI协议规范中文翻译版☆171Jul 5, 2022Updated 3 years ago
- YOLOv8检测模块组合优化改进（成功涨点）:添加GAM注意力机制；添加小目标检测头；替换为Wise_IoU损失函数+完整web端展示(实现简单目标跟踪功能)☆197Sep 1, 2023Updated 2 years ago
- OpenRISC 1200 implementation☆178Nov 11, 2015Updated 10 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆194Oct 14, 2024Updated last year
- Network on Chip Implementation written in SytemVerilog☆198Aug 27, 2022Updated 3 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago