TomSawyer2 / Gowin_FPGA_ClockLinks
TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟
☆10Updated 2 years ago
Alternatives and similar repositories for Gowin_FPGA_Clock
Users that are interested in Gowin_FPGA_Clock are comparing it to the libraries listed below
Sorting:
- This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input captu…☆15Updated 2 years ago
- 16QAM modulation and demodulation by Verilog☆20Updated 4 years ago
- kintex7 ov13850 fpga mipi camera☆19Updated last year
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航，与Arduino互联实现PID算法，摄像头识别红绿灯，超声波自主避障，语音识别，一键拨打紧急联系人等等☆25Updated 5 years ago
- Implementation of tappped delay line TDC on FPGA☆13Updated 2 years ago
- Verilog implementation of a ultrasonic radar☆19Updated 7 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- Miniature 8GHz FMCW Radar☆11Updated 9 years ago
- 雷达信号分选任务是对雷达脉冲序列进行K-means聚类，以判定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波，以确定信号的中心频带 2、构建分选数据集，对场景中雷达脉冲序列信号进行仿真，并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…☆20Updated 2 years ago
- 基于STM32的防火报警系统☆13Updated 2 years ago
- 2023年电赛B题国一方案☆24Updated 2 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆12Updated 5 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。☆52Updated last year
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆13Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- Program to calculate the complex conductivity, complex dieletric constant and complex refractive index from the time domain terahertz spe…☆10Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆54Updated 2 years ago
- The system is a FPGA-based system that can recognize object in videos.☆10Updated 4 months ago
- FPGA Technology Exchange Group相关文件管理☆51Updated last week
- FPGA纯逻辑实现modbus通信☆21Updated 3 years ago
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆14Updated last month
- LMS sound filtering by Verilog☆42Updated 5 years ago
- This open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface.…☆16Updated 10 months ago
- 一个简易的8层电梯控制器，使用verilog HDL语言描述 / a simple elevator controller works with verilog HDL☆10Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- FPGA Implementation of OTDR for analysis of fiber optic network . The memory used is ZBT Ram ( Zero Bus Turnaround)☆14Updated 3 years ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision （基于Ti60F225的无极缩放算法实现）☆72Updated 6 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Updated last year
- Pattern recognition and classification of vibration signals collected by Φ-OTDR are carried out using deep learning methods.☆16Updated 4 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆46Updated 8 years ago