TomSawyer2 / Gowin_FPGA_ClockLinks
TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟
☆10Updated 2 years ago
Alternatives and similar repositories for Gowin_FPGA_Clock
Users that are interested in Gowin_FPGA_Clock are comparing it to the libraries listed below
Sorting:
- This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input captu…☆15Updated last year
- This open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface.…☆15Updated 8 months ago
- 雷达信号分选任务是对雷达脉冲序列进行K-means聚类，以判定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波，以确定信号的中心频带 2、构建分选数据集，对场景中雷达脉冲序列信号进行仿真，并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…☆20Updated last year
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航，与Arduino互联实现PID算法，摄像头识别红绿灯，超声波自主避障，语音识别，一键拨打紧急 联系人等等☆24Updated 5 years ago
- 一款Cyclone Ⅳ(EP4CE6E22C8N)的FPGA板，板载JTAG下载电路、HDMI(output)、UART、SDRAM、TFT-LCD等☆14Updated 2 years ago
- FPGA纯逻辑实现modbus通信☆20Updated 2 years ago
- 基于STM32的防火报警系统☆13Updated 2 years ago
- 16QAM modulation and demodulation by Verilog☆20Updated 4 years ago
- The system is a FPGA-based system that can recognize object in videos.☆10Updated 2 months ago
- Implementation of tappped delay line TDC on FPGA☆13Updated 2 years ago
- Program to calculate the complex conductivity, complex dieletric constant and complex refractive index from the time domain terahertz spe…☆10Updated 5 years ago
- Dataset for the article titled as "A Novel Intensity and Phase Stacked Analysis of Φ-OTDR System using Deep Transfer Learning and Recurre…☆12Updated last year
- Time to Digital Converter on an FPGA☆14Updated 4 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- Miniature 8GHz FMCW Radar☆11Updated 9 years ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆19Updated last year
- DSP University Project - Matlab, Simulations, and Verilog Files☆11Updated 5 years ago
- kintex7 ov13850 fpga mipi camera☆19Updated last year
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆12Updated 5 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆13Updated 2 years ago
- Elevator Controller for 60 floors building using Verilog code☆8Updated 4 years ago
- Weber State University Senior Project - (Optical Frequency Domain Reflectometry)☆12Updated last year
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆50Updated 2 years ago
- Pattern recognition and classification of vibration signals collected by Φ-OTDR are carried out using deep learning methods.☆16Updated 4 years ago
- UESTC-雷达信 号产生与处理的设计与验证☆20Updated 6 years ago
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- ☆12Updated 2 years ago
- 用于海底底层结构探测及舰船监测的水听器φ-OTDR仪表开发的上位机软件，能实现UDP通信、文件存储、实时解调、波形显示等功能☆22Updated 2 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆48Updated 4 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆11Updated last year