TomSawyer2 / Gowin_FPGA_ClockLinks
TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟
☆10Updated 2 years ago
Alternatives and similar repositories for Gowin_FPGA_Clock
Users that are interested in Gowin_FPGA_Clock are comparing it to the libraries listed below
Sorting:
- This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input captu…☆17Updated 2 years ago
- kintex7 ov13850 fpga mipi camera☆20Updated last year
- Miniature 8GHz FMCW Radar☆12Updated 9 years ago
- FPGA纯逻辑实现modbus通信☆22Updated 3 years ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品:Cortex-M0智能飞机大战游戏机 开源项目☆21Updated last year
- Implementation of tappped delay line TDC on FPGA☆13Updated 2 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆61Updated last year
- 雷达信号分选任务是对雷达脉冲序列进行K-means聚类,以判定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波,以确定信号的中心频带 2、构建分选数据集,对场景中雷达脉冲序列信号进行仿真,并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…☆20Updated 2 years ago
- 16QAM modulation and demodulation by Verilog☆20Updated 4 years ago
- The system is a FPGA-based system that can recognize object in videos.☆16Updated 6 months ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆83Updated 8 months ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆54Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆59Updated 3 years ago
- 一款Cyclone Ⅳ(EP4CE6E22C8N)的FPGA板,板载JTAG下载电路、HDMI(output)、UART、SDRAM、TFT-LCD等☆15Updated 2 years ago
- ☆31Updated 4 years ago
- 基于STM32的防火报警系统☆14Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆41Updated last year
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆31Updated 4 years ago
- AD7606 driver verilog☆45Updated 6 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆14Updated 2 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆46Updated 9 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- This open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface.…☆18Updated last year
- FPGA Camera Parallel & MIPI Verilog☆26Updated this week
- FPGA Technology Exchange Group相关文件管理☆53Updated 2 weeks ago
- LMS sound filtering by Verilog☆44Updated 5 years ago
- A digital phase-locked loop implemented on Spartan-6☆13Updated 7 years ago
- Program to calculate the complex conductivity, complex dieletric constant and complex refractive index from the time domain terahertz spe…☆10Updated 5 years ago
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航,与Arduino互联实现PID算法,摄像头识别红绿灯,超声波自主避障,语音识别,一键拨打紧急联系人等等☆29Updated 5 years ago