Alternatives and similar repositories for ARMv7-Logisim

Users that are interested in ARMv7-Logisim are comparing it to the libraries listed below

• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆71Updated last year
• d-iii-s / msim
  Light-weight MIPS R4000 and RISC-V system simulator
  ☆15Updated 2 weeks ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆54Updated 2 years ago
• michaelengel / xv6-rv32
  Port of MIT's xv6 OS to 32 bit RISC V
  ☆41Updated 3 years ago
• mrw00kie / s5M0802
  ☆15Updated 7 years ago
• redfast00 / RCPU
  A pure Python 16 bits CPU emulator
  ☆48Updated 5 years ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆92Updated last year
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆142Updated last year
• ViktorSlavkovic / FPGA_Tetris
  FPGA Tetris written in Verilog
  ☆13Updated 7 years ago
• rj45 / rj32
  A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.
  ☆125Updated 3 years ago
• Mazin-O3 / Veecom
  Simple Yet Powerful RISC-V Computer
  ☆120Updated 8 months ago
• Toms42 / logisim-RISC-V-CPU
  ☆21Updated 8 years ago
• bobbl / punycc
  Very small self-compiling cross compiler for a subset of C
  ☆14Updated last year
• cgyurgyik / riscv-assembly
  Implementation of common functions using RISC-V assembly.
  ☆14Updated 5 years ago
• Hyper5phere / simple-c-compiler
  Simple C Compiler written in Python
  ☆66Updated 3 years ago
• DoctorWkt / CSCv2
  Version 2 of my Crazy Small CPU
  ☆71Updated 6 years ago
• darklife / udarkrisc
  u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV
  ☆16Updated 2 years ago
• popovicu / risc-v-bare-metal-fake-bios
  Code for the "fake BIOS" RISC-V example
  ☆30Updated last year
• lightcode / 8bit-computer
  A simple 8-bit computer build in Verilog.
  ☆67Updated 3 months ago
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆115Updated 3 years ago
• Theldus / MSW
  A simple 16-bit CPU built in Logisim
  ☆55Updated 6 years ago
• brucehoult / trv
  ☆11Updated 4 years ago
• szoftveres / avros
  UNIX-like microkernel operating system for Atmel AVR CPUs, entirely from scratch
  ☆13Updated 6 years ago
• sifferman / fpga_screensaver
  This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…
  ☆12Updated 2 years ago
• slu4coder / Minimal-UART-CPU-System
  Legacy: TTL-only CPU featuring UART I/O, an expansion port, 512KB SSD at up to 10MHz clock speed
  ☆174Updated 2 months ago
• mirimmad / riscv
  RISC-V(RV32IM) emulator with support for syscalls.
  ☆29Updated last year
• mortie / rv32i-logisim-cpu
  Implementation of RV32I in Logisim-evolution.
  ☆24Updated 2 years ago
• rpendleton / lc3sim-c
  implementation of the LC-3 virtual machine, an educational computer architecture
  ☆51Updated 2 years ago
• benhoyt / benos
  A tiny 32-bit Forth operating system I wrote when I was 16
  ☆11Updated 2 years ago
• jonmortiboy / dither
  A small program written in C showing implementations of common image dithering algorithms.
  ☆11Updated 9 years ago