ika-musume / ASIC_RELinks
Gate array reverse engineering
☆25Updated 2 months ago
Alternatives and similar repositories for ASIC_RE
Users that are interested in ASIC_RE are comparing it to the libraries listed below
Sorting:
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 6 months ago
- Small microcoded 68000 verilog softcore☆57Updated 6 years ago
- ADPCM decoder compatible with OKI 6295☆14Updated 6 months ago
- Verilog module compatible with Yamaha OPL chips☆56Updated 6 months ago
- Code to support porting MiST cores to other boards.☆46Updated 2 months ago
- ☆16Updated 5 months ago
- SNES SPC music player for Tang Nano 20k☆20Updated last year
- Sega Mega Drive / Genesis for Tang FPGA boards☆25Updated 2 months ago
- A BSD-licensed YM2612/3438 cycle-accurate Verilog core based on die shots☆16Updated last year
- XT-like PC written in SystemVerilog☆13Updated 2 years ago
- Verilog clone of YM2149☆43Updated 5 months ago
- The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register du…☆100Updated 5 years ago
- Next186 PC-XT with Graphics Gremlin☆17Updated 2 years ago
- GBTang is an FPGA Nintendo GameBoy implemented with Sipeed Tang Nano 20K based on NESTang☆23Updated last month
- A pipelined 68030 softcore in VHDL☆20Updated 3 years ago
- Galaga Arcade Core☆10Updated last year
- Sega Master System emulator written in Verilog☆46Updated last year
- A BSD-licensed YM2151 cycle-accurate Verilog core based on the die shot from siliconpr0n☆72Updated 10 months ago
- A YM2413 clone module written in VHDL.☆25Updated 4 years ago
- Atari 2600 Open-source System-on-Chip (SoC)☆37Updated 3 months ago
- FPGA board support and core ports for MiSTeX☆52Updated 6 months ago
- A highly clock-accurate FPGA clone of the NES 2A03(7) APU (pAPU), created on the basis of reverse engineering.☆20Updated this week
- YM2151 clone in verilog. FPGA proven.☆82Updated 6 months ago
- Next186 SoC PC☆16Updated 11 years ago
- FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)☆126Updated 2 months ago
- NESTang SDRAM controller and usage example for Tang Nano 20K☆40Updated 8 months ago
- Reverse-engineering of SEGA chips☆52Updated 8 months ago
- ☆74Updated last week
- Main_MiSTeX binary☆30Updated last year
- The PS-FPGA project (top level)☆23Updated 4 years ago