ika-musume / ASIC_RELinks
Gate array reverse engineering
☆25Updated 3 months ago
Alternatives and similar repositories for ASIC_RE
Users that are interested in ASIC_RE are comparing it to the libraries listed below
Sorting:
- SNES SPC music player for Tang Nano 20k☆20Updated 2 years ago
- ADPCM decoder compatible with OKI 6295☆14Updated 7 months ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 7 months ago
- Verilog module compatible with Yamaha OPL chips☆56Updated 7 months ago
- A YM2413 clone module written in VHDL.☆26Updated 4 years ago
- FPGA board support and core ports for MiSTeX☆52Updated 7 months ago
- A highly clock-accurate FPGA clone of the NES 2A03(7) APU (pAPU), created on the basis of reverse engineering.☆21Updated 3 weeks ago
- Code to support porting MiST cores to other boards.☆46Updated 3 months ago
- Sega Mega Drive / Genesis for Tang FPGA boards☆25Updated 3 months ago
- Galaga Arcade Core☆10Updated 2 years ago
- Next186 PC-XT with Graphics Gremlin☆17Updated 2 years ago
- Atari 2600 Open-source System-on-Chip (SoC)☆37Updated 4 months ago
- GBTang is an FPGA Nintendo GameBoy implemented with Sipeed Tang Nano 20K based on NESTang☆24Updated 2 months ago
- A BSD-licensed YM2151 cycle-accurate Verilog core based on the die shot from siliconpr0n☆73Updated 11 months ago
- Small microcoded 68000 verilog softcore☆57Updated 6 years ago
- PCXT by spark2k06 deMiSTified☆20Updated last year
- A BSD-licensed YM2612/3438 cycle-accurate Verilog core based on die shots☆16Updated last year
- ☆16Updated 6 months ago
- ☆26Updated 7 months ago
- Verilog clone of YM2149☆43Updated 6 months ago
- FPGA gaming distribution for Sipeed Tang FPGA boards☆69Updated 3 months ago
- The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register du…☆100Updated 5 years ago
- ☆14Updated last year
- YM2151 clone in verilog. FPGA proven.☆82Updated 7 months ago
- ☆24Updated 2 years ago
- Reverse-engineering of SEGA chips☆53Updated this week
- NES/Famicom/Famiclones Mappers Research☆26Updated 6 months ago
- switchable 68K CPU-Core☆51Updated 4 months ago
- Sega Master System emulator written in Verilog☆46Updated last year
- A pipelined 68030 softcore in VHDL☆20Updated 3 years ago