ika-musume / ASIC_RELinks
Gate array reverse engineering
☆28Updated 3 weeks ago
Alternatives and similar repositories for ASIC_RE
Users that are interested in ASIC_RE are comparing it to the libraries listed below
Sorting:
- Code to support porting MiST cores to other boards.☆46Updated 9 months ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated last year
- Verilog module compatible with Yamaha OPL chips☆63Updated last year
- ADPCM decoder compatible with OKI 6295☆14Updated last year
- Next186 PC-XT with Graphics Gremlin☆16Updated 3 years ago
- FPGA board support and core ports for MiSTeX☆52Updated last year
- A YM2413 clone module written in VHDL.☆30Updated 5 years ago
- Small microcoded 68000 verilog softcore☆60Updated 7 years ago
- A highly clock-accurate FPGA clone of the NES 2A03(7) APU (pAPU), created on the basis of reverse engineering.☆25Updated last month
- SNES SPC music player for Tang Nano 20k☆21Updated 2 years ago
- PCXT by spark2k06 deMiSTified☆21Updated last year
- The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register du…☆104Updated 6 years ago
- Galaga Arcade Core☆10Updated 2 years ago
- A BSD-licensed YM2151 cycle-accurate Verilog core based on the die shot from siliconpr0n☆75Updated last year
- A BSD-licensed YM2612/3438 cycle-accurate Verilog core based on die shots☆17Updated last year
- GBTang is an FPGA Nintendo GameBoy implemented with Sipeed Tang Nano 20K based on NESTang☆29Updated 7 months ago
- Verilog clone of YM2149☆43Updated 11 months ago
- FX68K 68000 cycle accurate SystemVerilog core☆160Updated 4 years ago
- SEGA Genesis/Megadrive core, running on a Altera/Terasic DE1 board.☆63Updated 6 years ago
- Sega Mega Drive / Genesis for Tang FPGA boards☆30Updated 8 months ago
- Sega Master System emulator written in Verilog☆47Updated last year
- YM2151 clone in verilog. FPGA proven.☆85Updated last year
- A pipelined 68030 softcore in VHDL☆22Updated 4 years ago
- Reverse-engineering of SEGA chips☆57Updated last month
- KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.☆24Updated 2 years ago
- YM3438 verilog☆17Updated last year
- 6502 SoC for the Tang Nano 20k FPGA Board☆23Updated 3 months ago
- A Verilog HDL model of the MOS 6502 CPU☆23Updated last month
- A highly clock-accurate FPGA clone of the NES 2C02(7) PPU, created on the basis of reverse engineering.☆30Updated last month
- NES/Famicom/Famiclones Mappers Research☆27Updated 11 months ago