ika-musume / ASIC_RELinks
Gate array reverse engineering
☆26Updated 5 months ago
Alternatives and similar repositories for ASIC_RE
Users that are interested in ASIC_RE are comparing it to the libraries listed below
Sorting:
- ADPCM decoder compatible with OKI 6295☆14Updated 9 months ago
- SNES SPC music player for Tang Nano 20k☆20Updated 2 years ago
- Verilog module compatible with Yamaha OPL chips☆57Updated 9 months ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 9 months ago
- Code to support porting MiST cores to other boards.☆46Updated 6 months ago
- FPGA board support and core ports for MiSTeX☆52Updated 9 months ago
- A YM2413 clone module written in VHDL.☆29Updated 5 years ago
- A BSD-licensed YM2612/3438 cycle-accurate Verilog core based on die shots☆16Updated last year
- GBTang is an FPGA Nintendo GameBoy implemented with Sipeed Tang Nano 20K based on NESTang☆26Updated 5 months ago
- Sega Mega Drive / Genesis for Tang FPGA boards☆28Updated 5 months ago
- Next186 PC-XT with Graphics Gremlin☆17Updated 3 years ago
- NESTang SDRAM controller and usage example for Tang Nano 20K☆45Updated last year
- The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register du…☆102Updated 5 years ago
- Galaga Arcade Core☆10Updated 2 years ago
- A highly clock-accurate FPGA clone of the NES 2A03(7) APU (pAPU), created on the basis of reverse engineering.☆23Updated 3 weeks ago
- Verilog clone of YM2149☆43Updated 8 months ago
- PCXT by spark2k06 deMiSTified☆20Updated last year
- ☆16Updated 9 months ago
- Small microcoded 68000 verilog softcore☆60Updated 6 years ago
- Sega Master System emulator written in Verilog☆47Updated last year
- YM2151 clone in verilog. FPGA proven.☆84Updated 9 months ago
- Reverse-engineering of SEGA chips☆55Updated 2 weeks ago
- Hardware for MiSTeX☆72Updated last year
- FPGA gaming distribution for Sipeed Tang FPGA boards - NES, SNES, GBA, MegaDrive/Genesis and SMS☆94Updated last month
- A BSD-licensed YM2151 cycle-accurate Verilog core based on the die shot from siliconpr0n☆75Updated last year
- A pipelined 68030 softcore in VHDL☆20Updated 3 years ago
- ☆18Updated 3 years ago
- KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.☆24Updated 2 years ago
- Atari 2600 Open-source System-on-Chip (SoC)☆45Updated last month
- A pipelined 80286-class FPGA softcore CPU☆23Updated 3 months ago