ika-musume / ASIC_RELinks
Gate array reverse engineering
☆27Updated this week
Alternatives and similar repositories for ASIC_RE
Users that are interested in ASIC_RE are comparing it to the libraries listed below
Sorting:
- Verilog module compatible with Yamaha OPL chips☆61Updated 11 months ago
- ADPCM decoder compatible with OKI 6295☆14Updated 11 months ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 11 months ago
- A YM2413 clone module written in VHDL.☆29Updated 5 years ago
- SNES SPC music player for Tang Nano 20k☆21Updated 2 years ago
- Code to support porting MiST cores to other boards.☆46Updated 7 months ago
- FPGA board support and core ports for MiSTeX☆52Updated 11 months ago
- Verilog clone of YM2149☆43Updated 10 months ago
- The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register du…☆103Updated 6 years ago
- A highly clock-accurate FPGA clone of the NES 2A03(7) APU (pAPU), created on the basis of reverse engineering.☆24Updated last week
- Sega Mega Drive / Genesis for Tang FPGA boards☆30Updated 7 months ago
- A BSD-licensed YM2612/3438 cycle-accurate Verilog core based on die shots☆17Updated last year
- Sega Master System emulator written in Verilog☆47Updated last year
- Galaga Arcade Core☆10Updated 2 years ago
- Next186 PC-XT with Graphics Gremlin☆16Updated 3 years ago
- Small microcoded 68000 verilog softcore☆60Updated 7 years ago
- YM2151 clone in verilog. FPGA proven.☆85Updated 11 months ago
- A pipelined 68030 softcore in VHDL☆22Updated 4 years ago
- A BSD-licensed YM2151 cycle-accurate Verilog core based on the die shot from siliconpr0n☆75Updated last year
- GBTang is an FPGA Nintendo GameBoy implemented with Sipeed Tang Nano 20K based on NESTang☆29Updated 6 months ago
- PCXT by spark2k06 deMiSTified☆21Updated last year
- FX68K 68000 cycle accurate SystemVerilog core☆156Updated 4 years ago
- Main_MiSTeX binary☆30Updated last year
- FPGA Gravis Ultrasound over LPC bus experiments☆15Updated last year
- A set of scripts used to assist reverse engineering of old-school Programmable Array Logic devices.☆74Updated 5 years ago
- NESTang SDRAM controller and usage example for Tang Nano 20K☆49Updated last year
- switchable 68K CPU-Core☆55Updated 8 months ago
- Reverse-engineering of SEGA chips☆56Updated 3 weeks ago
- Hardware for MiSTeX☆72Updated last year
- 6502 SoC for the Tang Nano 20k FPGA Board☆23Updated 2 months ago