stacksmith / xilinx-makefile
A minimal makefile build environment for Xilinx FPGAs
☆22Updated 3 years ago
Alternatives and similar repositories for xilinx-makefile:
Users that are interested in xilinx-makefile are comparing it to the libraries listed below
- An example of how to use the Xilinx ISE toolchain from the command line☆61Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆32Updated 4 months ago
- This repository contains synthesizable examples which use the PoC-Library.☆36Updated 4 years ago
- that FPGA flow☆9Updated 9 years ago
- A wishbone controlled scope for FPGA's☆77Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- a playground for xilinx zynq fpga experiments☆48Updated 6 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 8 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆94Updated 2 years ago
- LatticeMico32 soft processor☆105Updated 10 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- simple commandline jtag stuff☆33Updated 6 years ago
- iDEA FPGA Soft Processor☆16Updated 8 years ago
- ☆59Updated last year
- An open-source VHDL library for FPGA design.☆31Updated 2 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆18Updated 5 years ago
- ZPUino HDL implementation☆89Updated 6 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆52Updated 9 years ago
- uRV RISC-V core☆17Updated 9 years ago
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆24Updated 4 years ago
- A VHDL frontend for Yosys☆102Updated 8 years ago
- artix-7 PCIe dev board☆25Updated 7 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Updated 7 years ago
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆24Updated 8 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago