Alternatives and similar repositories for xilinx-makefile:

Users that are interested in xilinx-makefile are comparing it to the libraries listed below

• m-labs / lm32
  LatticeMico32 soft processor
  ☆102Updated 10 years ago
• blackmesalabs / MesaBusProtocol
  Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces
  ☆30Updated 2 months ago
• RISCV-on-Microsemi-FPGA / SoftConsole
  Eclipse based IDE for RISC-V bare metal software development.
  ☆18Updated 5 years ago
• ZipCPU / wbscope
  A wishbone controlled scope for FPGA's
  ☆74Updated last year
• VLSI-EDA / PoC-Examples
  This repository contains synthesizable examples which use the PoC-Library.
  ☆36Updated 4 years ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆60Updated 6 years ago
• duskwuff / Xilinx-ISE-Makefile
  An example of how to use the Xilinx ISE toolchain from the command line
  ☆61Updated 5 years ago
• warclab / idea
  iDEA FPGA Soft Processor
  ☆14Updated 8 years ago
• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆22Updated last year
• makestuff / libfpgalink
  LIB:Library for interacting with an FPGA over USB
  ☆84Updated 4 years ago
• swetland / jtag
  simple commandline jtag stuff
  ☆33Updated 6 years ago
• skristiansson / wb_sdram_ctrl
  SDRAM controller with multiple wishbone slave ports
  ☆28Updated 6 years ago
• esden / summon-fpga-tools
  A simple script to build open-source FPGA tools.
  ☆15Updated 4 years ago
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆33Updated last year
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆53Updated last year
• defparam / PCI2Nano-RTL
  An open source FPGA PCI core & 8250-Compatible PCI UART core
  ☆40Updated 4 years ago
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆94Updated 2 years ago
• alfikpl / ao68000
  The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.
  ☆76Updated 12 years ago
• carlos-jenkins / csv2vcd
  Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.
  ☆11Updated 3 years ago
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆79Updated 3 years ago
• blackmesalabs / s7_mini_fpga
  Example designs for the Spartan7 "S7 Mini" FPGA board
  ☆28Updated 5 years ago
• knielsen / ice40_viewer
  ☆58Updated last year
• GeezerGeek / open_sld
  Direct Python interface to Altera SLD Mega-function
  ☆20Updated 10 years ago
• hamsternz / FPGA_GigabitTx
  Sending UDP packets out over a Gigabit PHY with an FPGA.
  ☆42Updated 8 years ago
• forflo / yodl
  A VHDL frontend for Yosys
  ☆102Updated 7 years ago
• binary-logic / vj-uart
  Virtual JTAG UART for Altera Devices
  ☆45Updated 10 years ago
• osresearch / up5k
  Upduino v2 with the ice40 up5k FPGA demos
  ☆80Updated last year
• alvieboy / ZPUino-HDL
  ZPUino HDL implementation
  ☆89Updated 6 years ago
• Xilinx / revCtrl
  Revision Control Labs and Materials
  ☆23Updated 7 years ago
• defparam / PCI2Nano-PCB
  An FPGA/PCI Device Reference Platform
  ☆28Updated 4 years ago