Alternatives and similar repositories for knox-hsm

Users that are interested in knox-hsm are comparing it to the libraries listed below

• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆92Updated 2 years ago
• anishathalye / knox
  A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏
  ☆40Updated 9 months ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆86Updated last year
• Ko- / riscvcrypto
  Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture
  ☆31Updated 5 years ago
• mupq / pqriscv
  ☆11Updated 2 years ago
• ANSSI-FR / IPECC
  A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration
  ☆45Updated last month
• slh-dsa / sloth
  SLotH -- An SLH-DSA/SPHINCS+ Hash-Based Signature Accelerator
  ☆39Updated 8 months ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆91Updated this week
• stnolting / fpga_puf
  Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
  ☆135Updated 3 years ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆113Updated 2 months ago
• GMUCERG / LWC
  Development Package for the Hardware API for Lightweight Cryptography
  ☆16Updated 7 months ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆36Updated 4 years ago
• simple-crypto / SCALib
  Side-Channel Analysis Library
  ☆102Updated 2 months ago
• isec-tugraz / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆23Updated last year
• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆35Updated 4 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 4 months ago
• newaetech / CW305-Arm-DesignStart
  Instruction and files for porting Arm DesignStart to CW305.
  ☆14Updated last year
• castor-software / openmz
  OpenMZ, a security kernel for RISC-V targeting secure coprocessors and secure embedded systems.
  ☆15Updated 5 years ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆48Updated 2 weeks ago
• ChairImpSec / PROLEAD
  PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software　　　　　　　　　　　　　FIESTA - Fault Injection Evaluation with Statistic…
  ☆41Updated 2 weeks ago
• azonenberg / antikernel
  The Antikernel operating system project
  ☆119Updated 5 years ago
• dqi / ed25519_fpga
  Exploring the Ed25519 (FPGA) design space.
  ☆17Updated 8 years ago
• betrusted-io / betrusted-soc
  Betrusted main SoC design
  ☆148Updated 4 months ago
• verified-HRoT / dice-star
  ☆20Updated last year
• sancus-tee / sancus-core
  Minimal OpenMSP430 hardware extensions for isolation and attestation
  ☆23Updated 6 months ago
• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆37Updated 2 weeks ago
• Tribler / software-based-PUF
  The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM
  ☆102Updated last month
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆205Updated 2 months ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆33Updated last week
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆137Updated last year