anishathalye / knox-hsmLinks
Circuits and hardware security modules formally verified with Knox 🔐
☆23Updated 4 months ago
Alternatives and similar repositories for knox-hsm
Users that are interested in knox-hsm are comparing it to the libraries listed below
Sorting:
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- A repository of tools for verifying constant-timeness☆18Updated 3 months ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆33Updated 4 months ago
- ☆11Updated last year
- Verifying OpenTitan☆26Updated last year
- XCrypto: a cryptographic ISE for RISC-V☆93Updated 2 years ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆38Updated 2 months ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆40Updated this week
- Crypto library☆60Updated last week
- Side-Channel Analysis Library☆90Updated last month
- High-order countermeasures for AES and DES☆25Updated 10 months ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆68Updated 2 weeks ago
- Side-channel analysis setup for OpenTitan☆33Updated last week
- This is the repository for the first-order masked Kyber on ARM Cortex-M4☆12Updated last year
- Secure AES128 Encryption Implementation for ATmega8515☆35Updated 4 years ago
- Python implementations of FIPS 203,204,205 (+ python wrappers for NIST's ACVP-Server crypto code)☆46Updated 4 months ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆131Updated 2 years ago
- Sail code model of the CHERIoT ISA☆38Updated 2 weeks ago
- Hardware designs for fault detection☆17Updated 5 years ago
- OpenMZ, a security kernel for RISC-V targeting secure coprocessors and secure embedded systems.☆14Updated 4 years ago
- CHERI-RISC-V model written in Sail☆59Updated 2 months ago
- Masked Hardware AES with HPC☆13Updated 7 months ago
- A free and open source tool for Deep Learning Side Channel Analysis☆16Updated 5 years ago
- ☆18Updated last year
- ☆16Updated 2 years ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆110Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆32Updated this week
- Higher-order Masking of AES-128 based on the Rivain and Prouff method, CPRR method and Common Shares with Random Reduction method.☆14Updated 8 years ago
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 years ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆35Updated 4 years ago