anishathalye / knox-hsmLinks
Circuits and hardware security modules formally verified with Knox 🔐
☆25Updated 6 months ago
Alternatives and similar repositories for knox-hsm
Users that are interested in knox-hsm are comparing it to the libraries listed below
Sorting:
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆74Updated last week
- XCrypto: a cryptographic ISE for RISC-V☆93Updated 2 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆111Updated 3 weeks ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆35Updated 6 months ago
- Secure AES128 Encryption Implementation for ATmega8515☆35Updated 4 years ago
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆86Updated last year
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆40Updated 2 weeks ago
- Side-channel analysis setup for OpenTitan☆35Updated 2 weeks ago
- Side-Channel Analysis Library☆96Updated last month
- ☆11Updated last year
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software FIESTA - Fault Injection Evaluation with Statistic…☆40Updated this week
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- Demo host and enclave applications exercising most functionality.☆32Updated 2 years ago
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆45Updated this week
- Sail code model of the CHERIoT ISA☆41Updated 3 weeks ago
- Cryptanalysis of Physically Unclonable Functions☆88Updated last year
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆98Updated 3 months ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆35Updated 4 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 10 months ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆196Updated last month
- The MIT Sanctum processor top-level project☆30Updated 5 years ago
- Verifying OpenTitan☆26Updated last year
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆131Updated 11 months ago
- Python implementations of FIPS 203,204,205 (+ python wrappers for NIST's ACVP-Server crypto code)☆48Updated last month
- ☆18Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆58Updated this week
- Toolbox for advanced differential power analysis of symmetric key cryptographic algorithm implementations☆49Updated 6 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆32Updated last week
- ☆51Updated last year