anishathalye / knox-hsmLinks
Circuits and hardware security modules formally verified with Knox 🔐
☆26Updated 10 months ago
Alternatives and similar repositories for knox-hsm
Users that are interested in knox-hsm are comparing it to the libraries listed below
Sorting:
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆91Updated this week
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆86Updated last year
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆115Updated 3 months ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 5 years ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆40Updated 2 weeks ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆45Updated 2 weeks ago
- SLotH -- An SLH-DSA/SPHINCS+ Hash-Based Signature Accelerator☆39Updated 8 months ago
- ☆21Updated last year
- Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for embedded RISC-V systems with focus on a …☆194Updated this week
- ☆11Updated 2 years ago
- QEMU with support for CHERI☆63Updated last week
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆46Updated this week
- CHERI-RISC-V model written in Sail☆66Updated 5 months ago
- Demo host and enclave applications exercising most functionality.☆31Updated 2 years ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆35Updated 4 years ago
- Secure AES128 Encryption Implementation for ATmega8515☆35Updated 4 years ago
- The Antikernel operating system project☆119Updated 5 years ago
- Side-channel analysis setup for OpenTitan☆37Updated last month
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Risc-V hypervisor for TEE development☆125Updated 6 months ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software FIESTA - Fault Injection Evaluation with Statistic…☆41Updated last week
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆136Updated 3 years ago
- A repository of tools for verifying constant-timeness☆18Updated 10 months ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆64Updated this week
- Sail code model of the CHERIoT ISA☆48Updated this week
- Cryptanalysis of Physically Unclonable Functions☆91Updated last year
- The MIT Sanctum processor top-level project☆31Updated 5 years ago
- Side-Channel Analysis Library☆104Updated 3 months ago
- This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…☆32Updated last year