Alternatives and similar repositories for entity-block

Users that are interested in entity-block are comparing it to the libraries listed below

• gvekony / sv-1800-2012
  IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…
  ☆33Updated last year
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated 6 months ago
• wavedrom / zoom
  🔍 Zoomable Waveform viewer for the Web
  ☆43Updated 5 years ago
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆60Updated 2 weeks ago
• wavedrom / cli
  CLI for WaveDrom
  ☆65Updated last year
• kevinpt / symbolator
  HDL symbol generator
  ☆200Updated 2 years ago
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆74Updated last year
• abs-tudelft / vhdeps
  VHDL dependency analyzer
  ☆24Updated 5 years ago
• suoto / fpga_cores
  ☆33Updated 2 years ago
• SanDisk-Open-Source / pyvcd
  Python package for writing Value Change Dump (VCD) files.
  ☆128Updated last year
• tsfpga / tsfpga
  A flexible and scalable development platform for modern FPGA projects.
  ☆39Updated last week
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆60Updated 2 weeks ago
• paulscherrerinstitute / psi_common
  Common elements for FPGA Design (FIFOs, RAMs, etc.)
  ☆39Updated 11 months ago
• bmpenuelas / waveform-render-vscode
  Render waveforms inside VSCode with WaveDrom
  ☆38Updated 2 weeks ago
• wzab / agwb
  Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems
  ☆12Updated 5 months ago
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆85Updated last year
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆120Updated 2 months ago
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆58Updated 9 years ago
• g2384 / VHDLFormatter
  VHDL formatter web online written in typescript
  ☆57Updated 3 years ago
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆51Updated this week
• avelure / doxygen-verilog
  Doxygen with verilog support
  ☆41Updated 6 years ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆84Updated 3 years ago
• hackfin / ghdlex
  GHDL C extensions
  ☆11Updated 5 years ago
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆82Updated last week
• nopeslide / drawio_rtl_plugin
  ☆21Updated 2 years ago
• antmicro / cocotb-verilator-build
  ☆26Updated 2 years ago
• VLSI-EDA / PoC-Examples
  This repository contains synthesizable examples which use the PoC-Library.
  ☆39Updated 5 years ago
• LaurentCabaret / pyVhdl2Sch
  pyVhdl2sch is a python based VHDL to (pdf) schematic converter
  ☆33Updated 6 years ago
• paulscherrerinstitute / psi_fpga_all
  Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.
  ☆42Updated 4 months ago
• ldoolitt / vhd2vl
  ☆139Updated 2 weeks ago