☆24Mar 19, 2026Updated 4 months ago
Alternatives and similar repositories for sfu
Users that are interested in sfu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆44Jul 23, 2026Updated 2 weeks ago
- ☆18Apr 17, 2026Updated 3 months ago
- Ventus GPGPU develop environment☆17Jul 30, 2026Updated last week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆34May 17, 2026Updated 2 months ago
- 替代spec官方的runspec脚本，可以运行在spec的命令前加上前缀命令，用于收集各种信息☆15Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆20May 8, 2025Updated last year
- LLVM OpenCL C compiler suite for ventus GPGPU☆64Updated this week
- ☆19Jun 15, 2026Updated last month
- MCP server to read waveform files☆45Updated this week
- documentation for ventus gpgpu☆20Mar 25, 2025Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- DFVG: A Heterogeneous Architecture for Speculative Decoding with Draft-on-FPGA and Verify-on-GPU.☆26Nov 26, 2025Updated 8 months ago
- Microarchitecture diagrams of several CPUs☆52Jul 29, 2026Updated last week
- edge/mobile transformer based Vision DNN inference benchmark☆16Aug 29, 2025Updated 11 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆19Jan 13, 2026Updated 6 months ago
- ☆37Mar 20, 2025Updated last year
- Kratos: An FPGA Benchmark for Unrolled Deep Neural Networks with Fine-Grained Sparsity and Mixed Precision☆12Jan 19, 2026Updated 6 months ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- Learning about PCI-e☆22Jun 4, 2024Updated 2 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆65Jun 22, 2026Updated last month
- ☆35May 25, 2026Updated 2 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆52Jul 30, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Converting Markdown to Reveal.js Sildes☆12Jan 6, 2026Updated 7 months ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆38Oct 23, 2025Updated 9 months ago
- Openwrt/Linux 自动翻墙智能翻墙方案☆10Dec 21, 2017Updated 8 years ago
- 把 bilibili 新的 bv 号转回旧的 av 号☆16Jul 18, 2023Updated 3 years ago
- Benchmarking a single‑prompt Rust OS kernel implementation, comparing Claude Code Fable, Opus, and Sonnet.☆52Updated this week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆57Jan 20, 2026Updated 6 months ago
- [ASPLOS 2026] M2XFP: A Metadata-Augmented Microscaling Data Format for Efficient Low-bit Quantization.☆15Jan 29, 2026Updated 6 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- A fork of Xiangshan for AI☆56Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GPGPU supporting RISCV-V, developed with verilog HDL☆161Feb 24, 2025Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13May 15, 2020Updated 6 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆20Updated this week
- HLS for Networks-on-Chip☆41Feb 18, 2021Updated 5 years ago
- Make FP4 on 5090 Great Again☆19Jul 20, 2026Updated 2 weeks ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆34Mar 13, 2025Updated last year
- ☆20Mar 18, 2022Updated 4 years ago