Milo-F / PCIe_AXI
PCIe Memory R/W TLP与AXI总线桥
☆15Updated 2 years ago
Related projects: ⓘ
- DMA core compatible with AHB3-Lite☆9Updated 5 years ago
- ☆16Updated 5 years ago
- ☆19Updated this week
- Quad SPI Flash XIP Controller with a direct mapped cache☆10Updated 3 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆17Updated 4 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆14Updated last year
- ☆20Updated 3 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Updated 6 years ago
- verification of simple axi-based cache☆16Updated 5 years ago
- Verification of Ethernet Switch System Verilog☆11Updated 7 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆15Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆10Updated 8 years ago
- 基于FPGA的FFT☆11Updated 5 years ago
- ☆13Updated 5 years ago
- AHB Bus lite v3.0☆14Updated 5 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆11Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆13Updated 10 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆9Updated last year
- Implementation of the PCIe physical layer☆28Updated 4 years ago
- SPI通信实现FLASH读写☆12Updated 4 years ago
- ☆14Updated last year
- 基于8051指令集的mcu设计☆14Updated 2 years ago
- minimal code to access ps DDR from PL☆18Updated 4 years ago
- ☆11Updated 5 years ago
- ☆18Updated 9 years ago
- ☆17Updated 2 years ago
- RTL code of some arbitration algorithm☆10Updated 5 years ago
- FIR,FFT based on Verilog☆13Updated 6 years ago
- Generic AXI master stub☆18Updated 10 years ago