SPI-Programmable 4-Lane int8 SIMT GPU ASIC with hardware branch divergence and custom 16-bit ISA on the SKY130 PDK, TTSKY26c Tiny Tapeout Shuttle
☆28Sep 7, 2026Updated last month
Alternatives and similar repositories for Clementine
Users that are interested in Clementine are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆40Jul 30, 2026Updated 2 months ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- Silicon-proven INT8 systolic NPU (8×8 MAC array) taped out on SkyWater 130nm via LibreLane. Features a custom 32-bit ISA, UART–APB host i…☆20May 24, 2026Updated 5 months ago
- Simple .ics timetable extractor for SUTD's MyPortal weekly schedule☆27May 27, 2026Updated 4 months ago
- AI-driven analog circuit figure generator. Ask Claude Code or Codex for a circuit and get one SVG at final size.☆37Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- AI-native IC design plugin with MCP-EDA — from natural-language intent to verified silicon.☆28Updated this week
- Implementation of a Sub-Sampling PLL targeting SerDes Applications in SKYWATER PDK 130nm process☆10Apr 18, 2024Updated 2 years ago
- This is the AXI-to-APB bridge which only supports convert AXI-32bit to APB-32 bit☆14Jul 10, 2020Updated 6 years ago
- TheStage AI inference SDK for iOS and MacOS☆29Oct 1, 2026Updated 3 weeks ago
- Benchmark of precision-scalable MAC unit architectures for embedded neural-network processing☆10Oct 24, 2024Updated 2 years ago
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Oct 13, 2026Updated last week
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 3 years ago
- Testfield: T593☆15Apr 27, 2026Updated 5 months ago
- A DAG processor and compiler for a tree-based spatial datapath.☆17Aug 24, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- gnuplot code for the single blog entries☆14Jun 26, 2017Updated 9 years ago
- A set of expansion boards for the Minimal 64x4 Home Computer☆19Aug 3, 2026Updated 2 months ago
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆16Jul 18, 2026Updated 3 months ago
- Bash script to detect linux desktop environment name and version☆12Jan 10, 2015Updated 11 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Rewrite of OrbitV, maintained by Patrick, Gavin, and contributors☆12Jun 29, 2024Updated 2 years ago
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.☆29Mar 30, 2026Updated 6 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆11Aug 24, 2025Updated last year
- A simple flask upload program for multiple files requiring credential☆17Nov 14, 2020Updated 5 years ago
- Run a 28.9M-parameter TinyLM on ESP32-S3 with an RP2040 OLED display node for fully local embedded AI inference.☆54Aug 17, 2026Updated 2 months ago
- ☆10Dec 4, 2018Updated 7 years ago
- A remark plugin for turning d2 code blocks into diagrams in Markdown☆15Aug 13, 2023Updated 3 years ago
- RTL code of some arbitration algorithm☆16Oct 10, 2026Updated 2 weeks ago
- Deep learning for pedestrians: backpropagation in CNNs. Latex and PyTorch code to verify theoretical derivations.☆13Jun 21, 2022Updated 4 years ago
- A pure JavaScript implementation for floating elements on webpages.☆12Nov 14, 2018Updated 7 years ago
- ☆13Jan 24, 2026Updated 9 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Social networking portal written using Scala, JavaScript and Node☆11Feb 3, 2017Updated 9 years ago
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆22Sep 23, 2025Updated last year
- Stay tuned... dual screen flip handheld? Or something like that.☆29Jun 1, 2026Updated 4 months ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 5 years ago
- Automate initialization of ctf pwn challenges☆15Aug 21, 2026Updated 2 months ago
- ☆16May 11, 2022Updated 4 years ago
- ThermalGCN☆10Jan 27, 2023Updated 3 years ago