Alternatives and similar repositories for jtag

Users that are interested in jtag are comparing it to the libraries listed below

• XenoKrelian / RpiJtag

  View on GitHub
  Universal JTAG programmer for the Raspberry
  ☆14Apr 23, 2013Updated 12 years ago
• MiSTle-Dev / PICO-MPSSE

  View on GitHub
  MPSSE/JTAG impementation for the Raspberry Pi Pico
  ☆11Mar 28, 2025Updated 10 months ago
• GadgetFactory / Papilio-Wings

  View on GitHub
  ☆24Jan 12, 2016Updated 10 years ago
• swetland / jtag-mpsse

  View on GitHub
  JTAG Tools For FTDI MPSSE Transports
  ☆12Jul 22, 2014Updated 11 years ago
• cyrozap / openocd-xilinx-loader

  View on GitHub
  Some Python scripts to program Xilinx FPGAs using OpenOCD
  ☆24Oct 22, 2016Updated 9 years ago
• alexforencich / ftjrev

  View on GitHub
  JTAG reverse engineering software for FTDI compatible cables
  ☆54Oct 26, 2014Updated 11 years ago
• svofski / videoconditioner

  View on GitHub
  RGB video input for Altera DE1 board + PAL Modulator
  ☆27May 15, 2023Updated 2 years ago
• Neofoxx / JTAG-SWD-adapter

  View on GitHub
  Universal JTAG/SWD/UART adapter based on FT2232H
  ☆31Apr 13, 2022Updated 3 years ago
• marqs85 / de2-vd

  View on GitHub
  Video digitizer add-on module for DE2-115 FPGA development board.
  ☆13Apr 17, 2017Updated 8 years ago
• juliancoy / openStreamHDL

  View on GitHub
  VHDL Code for infrastructural blocks (designed for FPGA)
  ☆15Oct 26, 2022Updated 3 years ago
• tomverbeure / ecp5_jtag

  View on GitHub
  Use ECP5 JTAG port to interact with user design
  ☆33Jul 23, 2021Updated 4 years ago
• tomverbeure / intel_jtag_primitive_blog

  View on GitHub
  How to use the Intel JTAG primitive without using virtual JTAG
  ☆17Oct 31, 2021Updated 4 years ago
• rdiez / jtag_dpi

  View on GitHub
  JTAG DPI module for OpenRISC simulation with Verilator
  ☆17Oct 27, 2012Updated 13 years ago
• ultimaterobotics / mq7-co-monitor

  View on GitHub
  Source code and schematics for CO monitor based on MQ-7 module that calculates CO ppm concentration
  ☆18Mar 9, 2019Updated 6 years ago
• bwitherspoon / rv32cpu

  View on GitHub
  A RISC-V processor
  ☆15Dec 11, 2018Updated 7 years ago
• xobs / lxbuildenv

  View on GitHub
  Simplified environment for litex
  ☆14Oct 5, 2020Updated 5 years ago
• tmatsuya / next186_soc_pc

  View on GitHub
  Next186 SoC PC
  ☆16Feb 5, 2014Updated 12 years ago
• mithro / ixo-usb-jtag

  View on GitHub
  usb-jtag - Altera USB Blaster Emulation with a FX2
  ☆73Nov 2, 2025Updated 3 months ago
• Icenowy / USB-Blaster-GCC

  View on GitHub
  Port of https://github.com/eleqian/WiDSO/tree/master/MCU/USB-Blaster to GCC and "traditional" STM32F103C8T6 Bluepill board.
  ☆43Feb 15, 2019Updated 7 years ago
• tomverbeure / jtag_uart_example

  View on GitHub
  Mini CPU design with JTAG UART support
  ☆21Jun 8, 2021Updated 4 years ago
• mnentwig / busbridge3

  View on GitHub
  Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency
  ☆20May 30, 2019Updated 6 years ago
• watz0n / arty_xjtag

  View on GitHub
  Xilinx JTAG Toolchain on Digilent Arty board
  ☆17Mar 15, 2018Updated 7 years ago
• emard / esp32ecp5

  View on GitHub
  micropython ESP32 programmer/flasher for ECP5 JTAG
  ☆74Sep 14, 2025Updated 5 months ago
• laforest / Octavo

  View on GitHub
  Verilog FPGA Parts Library. Old Octavo soft-CPU project.
  ☆76Apr 2, 2019Updated 6 years ago
• RoaLogic / adv_dbg_if

  View on GitHub
  Universal Advanced JTAG Debug Interface
  ☆17May 10, 2024Updated last year
• ezrec / saga-drivers

  View on GitHub
  Drivers for the Vampire600 Amiga Accelerator
  ☆19Jul 9, 2016Updated 9 years ago
• gocha / ida-snes-ldr

  View on GitHub
  SNES ROM Cartridge File Loader for IDA (Interactive Disassembler) 6.x
  ☆25Apr 5, 2019Updated 6 years ago
• renatoaloi / EtherEncLib

  View on GitHub
  Ethernet ENC28J60 Library for Arduino
  ☆26Aug 27, 2015Updated 10 years ago
• HarmonInstruments / verilog

  View on GitHub
  ☆20Jun 18, 2022Updated 3 years ago
• KestrelComputer / polaris

  View on GitHub
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Feb 24, 2023Updated 2 years ago
• Najsztub / jtagGUI

  View on GitHub
  Python GUI for UrJTAG library.
  ☆22Aug 2, 2023Updated 2 years ago
• dan-rodrigues / ics-adpcm

  View on GitHub
  Programmable multichannel ADPCM decoder for FPGA
  ☆25Dec 28, 2020Updated 5 years ago
• cyrozap / python-bsdl-parser

  View on GitHub
  A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files
  ☆26Sep 2, 2025Updated 5 months ago
• thotypous / alterajtaguart

  View on GitHub
  Altera JTAG UART wrapper for Bluespec
  ☆25Mar 27, 2014Updated 11 years ago
• GuzTech / shdl6800

  View on GitHub
  shdl6800: A 6800 processor written in SpinalHDL
  ☆25Jan 12, 2020Updated 6 years ago
• DavidJRichards / EBAZ4205

  View on GitHub
  A 5$ Xilinx ZYNQ development board.
  ☆27Jan 25, 2023Updated 3 years ago
• no2fpga / no2muacm

  View on GitHub
  Drop In USB CDC ACM core for iCE40 FPGA
  ☆34Sep 5, 2021Updated 4 years ago
• fjullien / jtag_vpi

  View on GitHub
  TCP/IP controlled VPI JTAG Interface.
  ☆69Jan 16, 2025Updated last year
• kholia / xvc-esp8266

  View on GitHub
  ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!
  ☆31Aug 25, 2021Updated 4 years ago