joegrand / bsodomizer-hd-c5gLinks
BSODomizer HD: HDL for Cyclone V GX Starter Kit
☆15Updated 9 years ago
Alternatives and similar repositories for bsodomizer-hd-c5g
Users that are interested in bsodomizer-hd-c5g are comparing it to the libraries listed below
Sorting:
- 2 hour crash course in FPGAs☆95Updated 3 years ago
- Python app to extract a netlist of NMOS transistors from an Inkscape diagram.☆57Updated 7 years ago
- ☆25Updated 6 years ago
- BlackIceMx - Core Module carrier with MixMods/Pmod interfaces☆17Updated 6 years ago
- ☆61Updated last year
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 4 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago
- PanoLogic Zero Client G1 reverse engineering info☆75Updated last year
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- FPGA ULX2/3 JTAG programmer☆40Updated 2 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Updated 6 years ago
- Open source software for chip reverse engineering.☆170Updated 4 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- ☆10Updated 6 years ago
- open-source logic analyzer for FPGAs☆98Updated 6 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- A collection of tools for developing for Fomu☆82Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- A very simple UART implementation in MyHDL☆17Updated 11 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- A Qt5 based free VLSI development tool☆30Updated 7 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 7 months ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆42Updated last year