A detailed AI and ML education repository
☆38Oct 1, 2025Updated 5 months ago
Alternatives and similar repositories for Comprehensive_AI_ML_RESOURCES
Users that are interested in Comprehensive_AI_ML_RESOURCES are comparing it to the libraries listed below
Sorting:
- ☆29Jul 2, 2025Updated 8 months ago
- A template created for designers, developers, or anyone else who needs a basic and lightweight blog site.☆13Feb 13, 2022Updated 4 years ago
- ☆16Mar 13, 2026Updated last week
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- A curated list of leetcode questions grouped by their common patterns☆14Apr 17, 2022Updated 3 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆12May 17, 2024Updated last year
- Perceptron-based branch predictor written in C++☆13Dec 14, 2016Updated 9 years ago
- Research on number theory conjectures, leading to the development of new machine learning techniques, initially applied to math problems …☆25Mar 12, 2026Updated last week
- ☆21Dec 16, 2025Updated 3 months ago
- Filter builder tool☆18Apr 11, 2022Updated 3 years ago
- You Only Condense Once: Two Rules for Pruning Condensed Datasets (NeurIPS 2023)☆15Nov 18, 2023Updated 2 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- A Python package for creating and solving constrained randomization problems.☆18Oct 14, 2024Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆19Feb 24, 2026Updated 3 weeks ago
- ☆12Jan 19, 2022Updated 4 years ago
- Self checking RISC-V directed tests☆118Jun 3, 2025Updated 9 months ago
- ☆14Dec 15, 2022Updated 3 years ago
- Course on LLMs: Building Personalized Customer Chatbots •☆31May 19, 2024Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 4 months ago
- A simple trace-based cache simulator☆16Jan 3, 2025Updated last year
- ☆14Feb 2, 2026Updated last month
- Modular Graphical Simulator for Teaching Microprogramming☆13Dec 16, 2024Updated last year
- ☆14Jun 6, 2022Updated 3 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆26Aug 15, 2025Updated 7 months ago
- ☆21Oct 6, 2025Updated 5 months ago
- Digital Waveform Viewer☆17Jan 22, 2024Updated 2 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- ☆12Dec 30, 2018Updated 7 years ago
- Design and UVM Verification of an ALU☆11Jun 14, 2024Updated last year
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆12Feb 12, 2016Updated 10 years ago
- A simulation of the Tomasulo algorithm, a hardware algorithm for out-of-order scheduling and execution of computer instructions, written …☆15Apr 22, 2017Updated 8 years ago