Fedex100 / awesome-compilersLinks
☆15Updated 8 years ago
Alternatives and similar repositories for awesome-compilers
Users that are interested in awesome-compilers are comparing it to the libraries listed below
Sorting:
- Embedded Universal DSL: a good DSL for us, by us☆38Updated this week
- Fork of LLVM for demonstrating optimization pass development☆30Updated 2 years ago
- materials available to the public☆25Updated 7 months ago
- A minimal (really) out-of-tree MLIR example☆44Updated 2 weeks ago
- A utility library to bridge llvm and mlir gaps.☆13Updated 5 months ago
- The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…☆31Updated last week
- A Basic C++ RISC-V Emulator☆17Updated 4 years ago
- Develop toolchain based on llvm to for Cpu0 processor☆46Updated last month
- ☆30Updated 2 years ago
- LLVM Dialects Library☆22Updated last week
- Curated list of awesome resources related with RISC-V☆88Updated 2 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- Tutorial for writing an LLVM backend☆23Updated last month
- Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.☆29Updated 2 years ago
- UB-aware interpreter for LLVM debugging☆29Updated last week
- A list of articles outside of the official MLIR docs that I've found useful for learning MLIR☆11Updated last year
- Retargetable ML compilers for the twenty-first century!☆13Updated 2 months ago
- Toy RISC-V LLVM backend☆26Updated 2 years ago
- Bare metal RISC-V hello world in C☆19Updated 6 years ago
- Fabrice Bellard's fbcc C Compiler☆42Updated 5 years ago
- SSA based compiler targeting x86_64☆10Updated 3 years ago
- Cycle-accurate X86-64 simulator based on PTLsim☆30Updated 2 years ago
- Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations☆18Updated last week
- LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…☆15Updated last year
- A fork of chibicc ported to RISC-V assembly.☆40Updated 3 years ago
- Standalone C compiler for RISC-V and ARM☆87Updated last year
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆46Updated 10 months ago
- A collection of (public) notes on assorted topics☆77Updated this week
- Tutorial on building your own CPU, in Verilog☆33Updated 3 years ago
- The Sherwood Architecture is a custom 64-Bit RISC based CPU architecture.☆15Updated 6 years ago