Fedex100 / awesome-compilers
☆15Updated 7 years ago
Alternatives and similar repositories for awesome-compilers:
Users that are interested in awesome-compilers are comparing it to the libraries listed below
- Fork of LLVM for demonstrating optimization pass development☆31Updated 2 years ago
- materials available to the public☆25Updated 5 months ago
- Bare metal RISC-V hello world in C☆19Updated 5 years ago
- Embedded Universal DSL: a good DSL for us, by us☆36Updated this week
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆33Updated this week
- Workflows to build daily and ad hoc compilers for Compiler Explorer☆18Updated 2 weeks ago
- LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…☆15Updated last year
- LLVM Dialects Library☆22Updated last week
- A minimal (really) out-of-tree MLIR example☆44Updated last week
- A fork of chibicc ported to RISC-V assembly.☆40Updated 2 years ago
- ☆29Updated 2 years ago
- A GLSL compiler targeting SPIR-V mlir☆20Updated 6 months ago
- Develop toolchain based on llvm to for Cpu0 processor☆45Updated last year
- Allen Holub's Book 'Compiler Design In C' source code☆38Updated 9 years ago
- Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.☆29Updated 2 years ago
- ☆30Updated 3 years ago
- Retargetable ML compilers for the twenty-first century!☆12Updated 2 weeks ago
- A utility library to bridge llvm and mlir gaps.☆13Updated 4 months ago
- A powerful and modern open-source architecture description language.☆42Updated 7 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- RTL blocks compatible with the Rocket Chip Generator☆16Updated last month
- A enumerator for MLIR, relying on the information given by IRDL.☆19Updated last month
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆48Updated 8 months ago
- Tutorial on building your own CPU, in Verilog☆33Updated 3 years ago
- Fabrice Bellard's tinyemu (https://bellard.org/tinyemu/)☆63Updated 3 years ago
- A Basic C++ RISC-V Emulator☆17Updated 4 years ago
- CV32E40X Design-Verification environment☆12Updated last year
- Tutorial for LLVM Dev Conference 2019.☆15Updated 5 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆13Updated 2 years ago
- outline and links for PLDI 2022 tutorial☆17Updated 2 years ago