Alternatives and similar repositories for awesome-compilers

Users that are interested in awesome-compilers are comparing it to the libraries listed below

• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆44Updated 3 weeks ago
• GPUOpen-Drivers / llvm-dialects
  LLVM Dialects Library
  ☆22Updated 3 weeks ago
• xmpf / awesome-risc-v
  Curated list of awesome resources related with RISC-V
  ☆89Updated 2 years ago
• DoctorWkt / fbcc
  Fabrice Bellard's fbcc C Compiler
  ☆42Updated 5 years ago
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆33Updated 3 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆46Updated last week
• P3109 / Public
  materials available to the public
  ☆25Updated 6 months ago
• AaronNGray / CompilerDesignInC
  Allen Holub's Book 'Compiler Design In C' source code
  ☆38Updated 9 years ago
• jvstech / float-compare-pass
  Fork of LLVM for demonstrating optimization pass development
  ☆30Updated 2 years ago
• michalpaszkowski / LLVM-Canon
  LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…
  ☆15Updated last year
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆37Updated this week
• rhysd / toy-riscv-backend
  Toy RISC-V LLVM backend
  ☆26Updated 2 years ago
• gangliao / TIGER
  implement a full compiler based on c++ 11
  ☆22Updated 8 years ago
• jimix / k42
  K42 Kernel
  ☆27Updated 13 years ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆87Updated last year
• mshockwave / SQLGen
  Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.
  ☆29Updated 2 years ago
• mwillsey / cs265
  Website for CS 265
  ☆28Updated 5 months ago
• HEAPLab / TAFFO
  Tuning Assistant for Floating point to Fixed point Optimization
  ☆19Updated 3 years ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆33Updated last month
• sifiveinc / wake
  The SiFive wake build tool
  ☆90Updated this week
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆34Updated this week
• klessydra / T13x
  An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …
  ☆46Updated 9 months ago
• jserv / jit-construct
  JIT compiler from scratch, derived from Nick Desaulniers' great work
  ☆44Updated 4 years ago
• RossComputerGuy / SherwoodArch
  The Sherwood Architecture is a custom 64-Bit RISC based CPU architecture.
  ☆15Updated 6 years ago
• zyedidia / riscinator
  A tiny 3-stage RISC-V core written in Chisel.
  ☆13Updated 2 years ago
• noteed / riscv-hello-c
  Bare metal RISC-V hello world in C
  ☆19Updated 6 years ago
• mirimmad / riscv
  RISC-V(RV32IM) emulator with support for syscalls.
  ☆28Updated last year
• baziotis / minijava-cpp
  A MiniJava compiler written in C++, focusing on speed of compilation, simplicity and (somewhat) nice error messages.
  ☆46Updated 3 years ago
• IdanHo / RISCVEmu
  A Basic C++ RISC-V Emulator
  ☆17Updated 4 years ago
• compiler-explorer / compiler-workflows
  Workflows to build daily and ad hoc compilers for Compiler Explorer
  ☆18Updated last week