Alternatives and similar repositories for awesome-compilers

Users that are interested in awesome-compilers are comparing it to the libraries listed below

• xmpf / awesome-risc-v
  Curated list of awesome resources related with RISC-V
  ☆94Updated 3 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆49Updated 8 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆52Updated 2 months ago
• openhwgroup / corev-llvm-project
  ☆18Updated last year
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆63Updated last year
• mikeroyal / LLVM-Guide
  LLVM (Low Level Virtual Machine) Guide. Learn all about the compiler infrastructure, which is designed for compile-time, link-time, run-t…
  ☆192Updated 2 years ago
• leros-dev / leros
  A Tiny Processor Core
  ☆114Updated 6 months ago
• merledu / nucleusrv
  NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.
  ☆76Updated 2 weeks ago
• sabbaghm / c-ll-verilog
  An LLVM based mini-C to Verilog High-level Synthesis tool
  ☆39Updated 10 months ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆153Updated 2 years ago
• P3109 / Public
  materials available to the public
  ☆29Updated last week
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated 2 years ago
• larkmjc / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• emanueledelsozzo / awesome-fpga-programming
  An awesome curated list of languages and tools to program FPGAs
  ☆73Updated 3 years ago
• PacktPublishing / LLVM-Code-Generation
  LLVM Code Generation, published by Packt
  ☆228Updated last week
• open64-compiler / open64
  open64 compiler
  ☆91Updated 2 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆32Updated 4 years ago
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆35Updated 3 years ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆46Updated 5 months ago
• johnwinans / rvddt
  RISC-V Dynamic Debugging Tool
  ☆52Updated 2 years ago
• CEatBTU / FGPU
  FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.
  ☆64Updated last year
• rivosinc / hammer
  Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.
  ☆39Updated 2 weeks ago
• kcelebi / riscv-assembler
  RISC-V Assembly code assembler package for Python.
  ☆53Updated 2 years ago
• adamtiger / tinyGPUlang
  Tutorial on building a gpu compiler backend in LLVM
  ☆53Updated last year
• merledu / SIngle-Cycle-RISC-V-In-Verilog
  This repository contains the verilog code files of Single Cycle RISC-V architecture
  ☆40Updated 6 years ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆108Updated 4 years ago
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆226Updated 4 years ago
• riscv-admin / riscv-ovpsim
  ☆61Updated 5 years ago
• VimalWill / TinyCompiler
  MLIR based Tiny Graph Compiler [dev-stage]
  ☆20Updated last year
• ucb-bar / berkeley-softfloat-3
  SoftFloat release 3
  ☆318Updated 10 months ago