Alternatives and similar repositories for awesome-compilers

Users that are interested in awesome-compilers are comparing it to the libraries listed below

• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆38Updated this week
• jvstech / float-compare-pass
  Fork of LLVM for demonstrating optimization pass development
  ☆30Updated 2 years ago
• P3109 / Public
  materials available to the public
  ☆25Updated 7 months ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆44Updated 2 weeks ago
• lifting-bits / gap
  A utility library to bridge llvm and mlir gaps.
  ☆13Updated 5 months ago
• MPACT-ORG / llvm-project
  The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…
  ☆31Updated last week
• IdanHo / RISCVEmu
  A Basic C++ RISC-V Emulator
  ☆17Updated 4 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆46Updated last month
• ychen306 / vegen
  ☆30Updated 2 years ago
• GPUOpen-Drivers / llvm-dialects
  LLVM Dialects Library
  ☆22Updated last week
• xmpf / awesome-risc-v
  Curated list of awesome resources related with RISC-V
  ☆88Updated 2 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆34Updated this week
• optimisan / llvm-mips-backend
  Tutorial for writing an LLVM backend
  ☆23Updated last month
• mshockwave / SQLGen
  Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.
  ☆29Updated 2 years ago
• dtcxzyw / llvm-ub-aware-interpreter
  UB-aware interpreter for LLVM debugging
  ☆29Updated last week
• j2kun / mlir-resources
  A list of articles outside of the official MLIR docs that I've found useful for learning MLIR
  ☆11Updated last year
• MPACT-ORG / mpact-compiler
  Retargetable ML compilers for the twenty-first century!
  ☆13Updated 2 months ago
• rhysd / toy-riscv-backend
  Toy RISC-V LLVM backend
  ☆26Updated 2 years ago
• noteed / riscv-hello-c
  Bare metal RISC-V hello world in C
  ☆19Updated 6 years ago
• DoctorWkt / fbcc
  Fabrice Bellard's fbcc C Compiler
  ☆42Updated 5 years ago
• kuterd / mcompiler
  SSA based compiler targeting x86_64
  ☆10Updated 3 years ago
• aengelke / raspsim
  Cycle-accurate X86-64 simulator based on PTLsim
  ☆30Updated 2 years ago
• IITH-Compilers / ML-Compiler-Bridge
  Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations
  ☆18Updated last week
• michalpaszkowski / LLVM-Canon
  LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…
  ☆15Updated last year
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆40Updated 3 years ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆87Updated last year
• klessydra / T13x
  An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …
  ☆46Updated 10 months ago
• preames / public-notes
  A collection of (public) notes on assorted topics
  ☆77Updated this week
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆33Updated 3 years ago
• RossComputerGuy / SherwoodArch
  The Sherwood Architecture is a custom 64-Bit RISC based CPU architecture.
  ☆15Updated 6 years ago