Alternatives and similar repositories for awesome-compilers

Users that are interested in awesome-compilers are comparing it to the libraries listed below

• xmpf / awesome-risc-v
  Curated list of awesome resources related with RISC-V
  ☆94Updated 3 years ago
• mikeroyal / LLVM-Guide
  LLVM (Low Level Virtual Machine) Guide. Learn all about the compiler infrastructure, which is designed for compile-time, link-time, run-t…
  ☆191Updated last year
• merledu / nucleusrv
  NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.
  ☆76Updated last month
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆46Updated 8 years ago
• rprata / linux-device-driver-tutorial
  This tutorial discusses technical issues to develop your own linux device driver. The aim of this tutorial is to provide, easy and practi…
  ☆43Updated 4 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• open64-compiler / open64
  open64 compiler
  ☆89Updated 2 years ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆168Updated 5 years ago
• P3109 / Public
  materials available to the public
  ☆29Updated last week
• HEAPLab / TAFFO
  Tuning Assistant for Floating point to Fixed point Optimization
  ☆19Updated 3 years ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆150Updated 2 years ago
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆62Updated last year
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆16Updated last year
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 5 months ago
• IITH-Compilers / ML-Compiler-Bridge
  Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations
  ☆20Updated 2 months ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated 2 months ago
• hadibrais / archsim
  A survey on architectural simulators focused on CPU caches.
  ☆16Updated 5 years ago
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆39Updated this week
• alirezakay / RISC-CPU
  A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation )
  ☆29Updated 4 years ago
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆68Updated 2 years ago
• emanueledelsozzo / awesome-fpga-programming
  An awesome curated list of languages and tools to program FPGAs
  ☆70Updated 3 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆151Updated last month
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆37Updated this week
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆52Updated last month
• openhwgroup / corev-llvm-project
  ☆18Updated last year
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆162Updated 3 years ago
• riscv-admin / riscv-ovpsim
  ☆61Updated 4 years ago
• mshockwave / SQLGen
  Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.
  ☆34Updated 2 years ago
• leros-dev / leros
  A Tiny Processor Core
  ☆114Updated 5 months ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆95Updated last year