Alternatives and similar repositories for toy-riscv-backend:

Users that are interested in toy-riscv-backend are comparing it to the libraries listed below

• rhysd / riscv32-cpu-chisel
  Learning how to make RISC-V 32bit CPU with Chisel
  ☆65Updated 3 years ago
• zslwyuan / LLVM-9.0-Learner-Tutorial
  A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…
  ☆102Updated 2 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆45Updated last year
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆38Updated 2 years ago
• ISRC-CAS / c910-llvm
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆63Updated 3 years ago
• plctlab / llvm-project
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆160Updated 2 months ago
• xiaoyu1998 / llvm-cpu0
  LLVM Backend tutorial Cpu0
  ☆18Updated last year
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆37Updated 2 years ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆141Updated last year
• riscv / riscv-bfloat16
  ☆33Updated 7 months ago
• NodLabs / mlir-examples
  a simple end to end example of taking a ML graph (TF2 / PyTorch) and running it on a device [cpu, gpu]
  ☆30Updated 4 years ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆107Updated last year
• ychen306 / vegen
  ☆28Updated 2 years ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆29Updated last month
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆94Updated 3 months ago
• riscv-admin / riscv-ovpsim
  ☆61Updated 4 years ago
• Lichtso / riscv-llvm-templates
  Code templates to get started experimenting with the RISC-V LLVM toolchain
  ☆13Updated 6 years ago
• gensim-project / gensim
  The GenSim project
  ☆14Updated last year
• elongbug / llvm-cookbook
  llvm-cookbook samples
  ☆79Updated 7 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆75Updated this week
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated 5 months ago
• kitbarton / LLVMLoopOptTutorial
  Tutorial for LLVM Dev Conference 2019.
  ☆14Updated 5 years ago
• plctlab / RISCV-Training
  Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.
  ☆34Updated 10 months ago
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆71Updated last year
• sifive / riscv-llvm
  SiFive's LLVM working tree
  ☆85Updated 7 months ago
• THU-DSP-LAB / llvm-project
  LLVM OpenCL C compiler suite for ventus GPGPU
  ☆41Updated last week
• wzh99 / relay-mlir
  An MLIR-based toy DL compiler for TVM Relay.
  ☆54Updated 2 years ago
• frasercrmck / llvm-leg
  ☆107Updated 3 years ago
• compiler-dev / llvm-rv
  Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
  ☆43Updated 4 years ago
• riscv-and-rust-and-decaf / riscv32i-cpu-chisel
  riscv32i-cpu
  ☆19Updated 4 years ago