rhysd / toy-riscv-backend

Related projects: ⓘ

• isrc-cas / c910-llvm
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆59Updated 3 years ago
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆37Updated last year
• NodLabs / mlir-examples
  a simple end to end example of taking a ML graph (TF2 / PyTorch) and running it on a device [cpu, gpu]
  ☆28Updated 3 years ago
• rhysd / riscv32-cpu-chisel
  Learning how to make RISC-V 32bit CPU with Chisel
  ☆59Updated 3 years ago
• zslwyuan / LLVM-9.0-Learner-Tutorial
  A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…
  ☆101Updated 2 years ago
• plctlab / llvm-project
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆156Updated 2 weeks ago
• compiler-dev / llvm-rv
  Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
  ☆39Updated 3 years ago
• THU-DSP-LAB / llvm-project
  LLVM OpenCL C compiler suite for ventus GPGPU
  ☆23Updated last month
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆47Updated 8 months ago
• sifive / riscv-llvm
  SiFive's LLVM working tree
  ☆83Updated 2 months ago
• hellogcc / OSDT-Slides
  OSDT社区（HelloGCC、HelloLLVM）组织的活动中的报告
  ☆46Updated 3 years ago
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆69Updated last year
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆99Updated last year
• Lichtso / riscv-llvm-templates
  Code templates to get started experimenting with the RISC-V LLVM toolchain
  ☆13Updated 5 years ago
• wzh99 / relay-mlir
  An MLIR-based toy DL compiler for TVM Relay.
  ☆53Updated last year
• lazyparser / becoming-a-compiler-engineer-codes
  方舟编译入门技术课程的配套代码
  ☆31Updated 4 years ago
• ychen306 / vegen
  ☆26Updated last year
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆37Updated 2 years ago
• plctlab / rvv-benchmark
  PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
  ☆21Updated 3 years ago
• isrc-cas / v8-riscv
  PLCT实验室 V8 for RISC-V 的主仓库。2020年完成部署。
  ☆23Updated 4 years ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆84Updated last year
• riscv / riscv-bfloat16
  ☆27Updated 2 months ago
• wehu / c-mlir
  A translator from c to MLIR
  ☆27Updated 2 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆69Updated last week
• kitbarton / LLVMLoopOptTutorial
  Tutorial for LLVM Dev Conference 2019.
  ☆14Updated 4 years ago
• codeplaysoftware / llvm-leg
  Codeplay's tutorial LLVM LEG backend - as presented at the 2014 LLVM Developers' Meeting in San Jose.
  ☆39Updated 9 years ago
• riscv / riscv-cfi
  This repo holds the work area and revisions of the RISC-V CFI (Shadow Stack and Landing Pads) specifications. CFI defines the privileged …
  ☆84Updated 2 months ago
• buaa-hipo / dlcompiler-comparison
  The quantitative performance comparison among DL compilers on CNN models.
  ☆72Updated 4 years ago
• riscv-and-rust-and-decaf / riscv32i-cpu-chisel
  riscv32i-cpu
  ☆18Updated 3 years ago
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆33Updated 2 years ago