Alternatives and similar repositories for toy-riscv-backend

Users that are interested in toy-riscv-backend are comparing it to the libraries listed below

• rhysd / riscv32-cpu-chisel
  Learning how to make RISC-V 32bit CPU with Chisel
  ☆70Updated 4 years ago
• zslwyuan / LLVM-9.0-Learner-Tutorial
  A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…
  ☆104Updated 3 years ago
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆41Updated 3 years ago
• xiaoyu1998 / llvm-cpu0
  LLVM Backend tutorial Cpu0
  ☆23Updated last year
• plctlab / llvm-project
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆161Updated last month
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆49Updated last week
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆60Updated 4 years ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆92Updated last week
• codeplaysoftware / llvm-leg
  Codeplay's tutorial LLVM LEG backend - as presented at the 2014 LLVM Developers' Meeting in San Jose.
  ☆42Updated 10 years ago
• frasercrmck / llvm-leg
  ☆110Updated 4 years ago
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆269Updated last year
• ISRC-CAS / c910-llvm
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆74Updated 4 years ago
• openhwgroup / corev-llvm-project
  ☆17Updated last year
• mshockwave / SQLGen
  Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.
  ☆33Updated 2 years ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆152Updated last year
• Lichtso / riscv-llvm-templates
  Code templates to get started experimenting with the RISC-V LLVM toolchain
  ☆14Updated 6 years ago
• onikiri / onikiri2
  ☆39Updated last year
• NodLabs / mlir-examples
  a simple end to end example of taking a ML graph (TF2 / PyTorch) and running it on a device [cpu, gpu]
  ☆35Updated 4 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆77Updated last week
• revec / VectorBench
  Benchmarks for auto-vectorization and revectorization, including both hand-vectorized and scalar code
  ☆30Updated 6 years ago
• kitbarton / LLVMLoopOptTutorial
  Tutorial for LLVM Dev Conference 2019.
  ☆15Updated 5 years ago
• zetalog / sdfirm
  Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.
  ☆19Updated 2 months ago
• antmicro / verilator-old-archived
  ☆22Updated 2 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆43Updated 7 years ago
• f0rm2l1n / riscv-simulator-guide
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆53Updated 5 years ago
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆38Updated 2 years ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆46Updated this week
• bit-hack / riscv-vm
  A Small RISC-V Virtual Machine
  ☆84Updated 3 years ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆42Updated last year
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago