Alternatives and similar repositories for simbook:

Users that are interested in simbook are comparing it to the libraries listed below

• syntacore / snippy
  ☆59Updated this week
• mwillsey / cs265
  Website for CS 265
  ☆28Updated 4 months ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆44Updated last week
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆42Updated 7 years ago
• P3109 / Public
  materials available to the public
  ☆25Updated 5 months ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆22Updated 2 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆43Updated last week
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆33Updated 2 months ago
• SakalisC / Splash-3
  The Splash-3 benchmark suite
  ☆44Updated 2 years ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆14Updated 5 months ago
• oprecomp / flexfloat
  C library for the emulation of reduced-precision floating point types
  ☆49Updated 2 years ago
• kristerw / smtgcc
  Some experiments with SMT solvers and GIMPLE IR
  ☆74Updated last week
• cucapra / turnt
  simple snapshot-style integration testing for commands
  ☆71Updated 9 months ago
• spiral-software / spiral-software
  Public source repository for the SPIRAL project
  ☆217Updated last year
• fpgasystems / fpga-hyperloglog
  FPGA-based HyperLogLog Accelerator
  ☆12Updated 4 years ago
• syntacore / rvv-simulator
  RISC-V vector extension ISA simulation
  ☆16Updated 5 years ago
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆38Updated last month
• gvsoc / gvsoc
  ☆19Updated this week
• ychen306 / vegen
  ☆29Updated 2 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆109Updated last year
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆36Updated this week
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆33Updated last week
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• makslevental / mlir-wheels
  ☆23Updated this week
• NVlabs / GL0AM
  GL0AM GPU Accelerated Gate Level Logic Simulator
  ☆12Updated this week
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆13Updated 3 years ago
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated last year
• johnwickerson / memalloy
  Memory consistency modelling using Alloy
  ☆29Updated 4 years ago