Alternatives and similar repositories for simbook:

Users that are interested in simbook are comparing it to the libraries listed below

• P3109 / Public
  materials available to the public
  ☆24Updated 4 months ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆44Updated this week
• true-grue / awesome-russian-cs-books
  ☆38Updated 3 years ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆33Updated last month
• syntacore / snippy
  ☆58Updated this week
• gvsoc / gvsoc
  ☆18Updated this week
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆57Updated 2 weeks ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆42Updated 7 years ago
• makslevental / mlir-wheels
  ☆23Updated last week
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆31Updated this week
• embecosm / embecosm-toolchain-releases
  ☆16Updated 3 weeks ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆41Updated 11 months ago
• spiral-software / spiral-software
  Public source repository for the SPIRAL project
  ☆213Updated last year
• ychen306 / vegen
  ☆28Updated 2 years ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆35Updated this week
• okuvshynov / b63
  Micro-benchmarking library for C and C++ with PMU counters tracking
  ☆61Updated 2 years ago
• plctlab / riscv-vectorized-benchmark-suite
  RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite
  ☆12Updated 2 years ago
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆31Updated last month
• openhwgroup / corev-gcc
  ☆23Updated 8 months ago
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆175Updated 2 years ago
• banach-space / cpp-tutor
  Code examples for tutoring modern C++
  ☆93Updated 2 months ago
• Fedex100 / awesome-compilers
  ☆16Updated 7 years ago
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆38Updated 2 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆76Updated last month
• Mogball / declarative-mlir-compiler
  Declarative MLIR compilers in Python!
  ☆33Updated 4 years ago
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆57Updated last year
• syntacore / rvv-simulator
  RISC-V vector extension ISA simulation
  ☆16Updated 5 years ago
• mwillsey / cs265
  Website for CS 265
  ☆28Updated 3 months ago
• blucia0a / MultiCacheSim
  A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model
  ☆26Updated 11 years ago
• andrewt0301 / hse-acos-course
  Materials for the "Computer Architecture and Operating Systems" course taught at Faculty of Computer Science of Higher School of Economic…
  ☆34Updated this week