Alternatives and similar repositories for simbook

Users that are interested in simbook are comparing it to the libraries listed below

• mwillsey / cs265
  Website for CS 265
  ☆30Updated 10 months ago
• P3109 / Public
  materials available to the public
  ☆27Updated 2 months ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆43Updated 8 years ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 2 years ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆45Updated 2 months ago
• periscop / cloog
  The CLooG Code Generator in the Polyhedral Model
  ☆51Updated 2 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated 2 weeks ago
• Mogball / declarative-mlir-compiler
  Declarative MLIR compilers in Python!
  ☆35Updated 5 years ago
• FPBench / FPBench
  A standard for floating point accuracy benchmarks
  ☆54Updated 7 months ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆94Updated last month
• ychen306 / vegen
  ☆31Updated 2 years ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆39Updated 3 months ago
• openhwgroup / corev-llvm-project
  ☆18Updated last year
• blucia0a / MultiCacheSim
  A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model
  ☆28Updated 12 years ago
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆37Updated last month
• IITH-Compilers / ML-Compiler-Bridge
  Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations
  ☆18Updated 2 weeks ago
• cucapra / turnt
  simple snapshot-style integration testing for commands
  ☆72Updated 5 months ago
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆150Updated 3 months ago
• openhwgroup / corev-gcc
  ☆26Updated last year
• plctlab / riscv-vectorized-benchmark-suite
  RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite
  ☆12Updated 3 years ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated last week
• Meinersbur / isl
  Integer Set Library (source repository: http://repo.or.cz/w/isl.git)
  ☆71Updated 9 months ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆65Updated 3 months ago
• sdiehl / mlir-egglog
  A toy compiler for NumPy array expressions that uses e-graphs and MLIR
  ☆109Updated 2 months ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆89Updated 7 months ago
• cucapra / diospyros
  Search-based compiler for high-performance DSP programming
  ☆69Updated last year
• IntelLabs / asl-interpreter
  Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)
  ☆24Updated last month
• SakalisC / Splash-3
  The Splash-3 benchmark suite
  ☆44Updated 2 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆51Updated 3 weeks ago
• Fedex100 / awesome-compilers
  ☆16Updated 8 years ago