grigory-rechistov / simbookLinks
Simulation Foundations Book, in Russian
☆15Updated last month
Alternatives and similar repositories for simbook
Users that are interested in simbook are comparing it to the libraries listed below
Sorting:
- A powerful and modern open-source architecture description language.☆47Updated 8 years ago
- materials available to the public☆29Updated this week
- Website for CS 265☆33Updated last year
- A multicore microprocessor test harness for measuring interference☆14Updated 5 years ago
- The SiFive wake build tool☆91Updated this week
- Embedded Universal DSL: a good DSL for us, by us☆60Updated this week
- A minimal (really) out-of-tree MLIR example☆46Updated 4 months ago
- Fork of LLVM adding CHERI support☆61Updated this week
- ☆18Updated last year
- Time-sensitive affine types for predictable hardware generation☆148Updated this week
- The CLooG Code Generator in the Polyhedral Model☆51Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- ☆16Updated 8 years ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆83Updated 3 weeks ago
- A standard for floating point accuracy benchmarks☆56Updated last month
- The Splash-3 benchmark suite☆45Updated 2 years ago
- UCLID5: formal modeling, verification, and synthesis of computational systems☆153Updated 6 months ago
- llvm-snippy instruction sequence generator☆77Updated last week
- Public source repository for the SPIRAL project☆235Updated 2 months ago
- simple snapshot-style integration testing for commands☆75Updated 7 months ago
- Example for running IREE in a bare-metal Arm environment.☆40Updated 5 months ago
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆25Updated 4 months ago
- A selection of ANSI C benchmarks and programs useful as benchmarks☆98Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆101Updated this week
- Working Draft of the RISC-V J Extension Specification☆191Updated 2 weeks ago
- ☆106Updated this week
- CHERI-RISC-V model written in Sail☆66Updated 6 months ago
- CHERI C/C++ Programming Guide☆40Updated this week
- x86-64, ARM, and RVV intrinsics viewer☆76Updated last month
- Monorepo for the OpenCilk compiler. Forked from llvm/llvm-project and based on Tapir/LLVM.☆119Updated this week