Alternatives and similar repositories for simbook

Users that are interested in simbook are comparing it to the libraries listed below

• SakalisC / Splash-3
  The Splash-3 benchmark suite
  ☆44Updated 2 years ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆44Updated 2 weeks ago
• mwillsey / cs265
  Website for CS 265
  ☆29Updated 6 months ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆35Updated 3 months ago
• IITH-Compilers / ML-Compiler-Bridge
  Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations
  ☆18Updated last week
• P3109 / Public
  materials available to the public
  ☆25Updated 7 months ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆113Updated last year
• NVlabs / GL0AM
  GL0AM GPU Accelerated Gate Level Logic Simulator
  ☆18Updated 2 weeks ago
• gvsoc / gvsoc
  ☆21Updated this week
• FPBench / FPBench
  A standard for floating point accuracy benchmarks
  ☆49Updated 3 months ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆38Updated this week
• embecosm / embecosm-toolchain-releases
  ☆16Updated 2 months ago
• llvm / mlir-www
  ☆77Updated this week
• ychen306 / vegen
  ☆30Updated 2 years ago
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆39Updated 2 months ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆33Updated 3 years ago
• spcl / haystack
  Haystack is an analytical cache model that given a program computes the number of cache misses.
  ☆46Updated 5 years ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• mc-imperial / multicore-test-harness
  A multicore microprocessor test harness for measuring interference
  ☆14Updated 5 years ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆15Updated 7 months ago
• martin-cs / symfpu
  A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point
  ☆40Updated 3 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆49Updated last month
• cjdelisle / libposit
  A library for working with the posit number type.
  ☆15Updated 4 years ago
• periscop / cloog
  The CLooG Code Generator in the Polyhedral Model
  ☆47Updated 2 years ago
• Twine-Umich / Twine
  ☆11Updated 3 years ago
• IntelLabs / t2sp
  Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
  ☆31Updated last year
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆12Updated last year
• NVlabs / ptxmemorymodel
  ☆63Updated 6 years ago