Alternatives and similar repositories for simbook

Users that are interested in simbook are comparing it to the libraries listed below

• P3109 / Public
  materials available to the public
  ☆26Updated 7 months ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆44Updated last month
• Fedex100 / awesome-compilers
  ☆15Updated 8 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆42Updated 7 years ago
• openhwgroup / corev-llvm-project
  ☆17Updated 11 months ago
• mwillsey / cs265
  Website for CS 265
  ☆29Updated 6 months ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆40Updated this week
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆36Updated 4 months ago
• Mogball / declarative-mlir-compiler
  Declarative MLIR compilers in Python!
  ☆35Updated 4 years ago
• nfinit / ansibench
  A selection of ANSI C benchmarks and programs useful as benchmarks
  ☆86Updated 11 months ago
• spiral-software / spiral-software
  Public source repository for the SPIRAL project
  ☆223Updated this week
• fpgasystems / fpga-hyperloglog
  FPGA-based HyperLogLog Accelerator
  ☆12Updated 5 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated last week
• cucapra / turnt
  simple snapshot-style integration testing for commands
  ☆71Updated last month
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆39Updated 3 months ago
• SakalisC / Splash-3
  The Splash-3 benchmark suite
  ☆44Updated 2 years ago
• openhwgroup / corev-gcc
  ☆26Updated 11 months ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆51Updated last week
• IITH-Compilers / ML-Compiler-Bridge
  Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations
  ☆18Updated last month
• pfalcon / ssabook
  Mirror of InriaForge SSABook repository: https://gforge.inria.fr/projects/ssabook/ (was scheduled for retirement at the end of 2020, was …
  ☆142Updated 4 years ago
• OpenCilk / opencilk-project
  Monorepo for the OpenCilk compiler. Forked from llvm/llvm-project and based on Tapir/LLVM.
  ☆114Updated 2 weeks ago
• johnwickerson / memalloy
  Memory consistency modelling using Alloy
  ☆29Updated 4 years ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆76Updated this week
• intel / graph-compiler
  MLIR-based toolkit targeting intel heterogeneous hardware
  ☆45Updated 4 months ago
• ychen306 / vegen
  ☆30Updated 2 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆60Updated last week
• masc-ucsc / esesc
  ESESC: A Fast Multicore Simulator
  ☆137Updated 3 years ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆90Updated this week
• herd / herdtools7
  The Herd toolsuite to deal with .cat memory models (version 7.xx)
  ☆263Updated this week
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆33Updated 2 months ago