Alternatives and similar repositories for simbook

Users that are interested in simbook are comparing it to the libraries listed below

• P3109 / Public
  materials available to the public
  ☆27Updated last month
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆44Updated 3 weeks ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆42Updated 7 years ago
• mwillsey / cs265
  Website for CS 265
  ☆29Updated 8 months ago
• sdiehl / mlir-egglog
  A toy compiler for NumPy array expressions that uses e-graphs and MLIR
  ☆104Updated 3 weeks ago
• Mogball / declarative-mlir-compiler
  Declarative MLIR compilers in Python!
  ☆35Updated 4 years ago
• IntelLabs / asl-interpreter
  Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)
  ☆24Updated 2 weeks ago
• periscop / cloog
  The CLooG Code Generator in the Polyhedral Model
  ☆51Updated 2 years ago
• pfalcon / ssabook
  Mirror of InriaForge SSABook repository: https://gforge.inria.fr/projects/ssabook/ (was scheduled for retirement at the end of 2020, was …
  ☆142Updated 5 years ago
• cucapra / turnt
  simple snapshot-style integration testing for commands
  ☆71Updated 3 months ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• Fedex100 / awesome-compilers
  ☆15Updated 8 years ago
• FPBench / FPBench
  A standard for floating point accuracy benchmarks
  ☆52Updated 5 months ago
• SakalisC / Splash-3
  The Splash-3 benchmark suite
  ☆44Updated 2 years ago
• OpenCilk / opencilk-project
  Monorepo for the OpenCilk compiler. Forked from llvm/llvm-project and based on Tapir/LLVM.
  ☆114Updated 3 weeks ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated last week
• cucapra / diospyros
  Search-based compiler for high-performance DSP programming
  ☆67Updated 10 months ago
• Meinersbur / isl
  Integer Set Library (source repository: http://repo.or.cz/w/isl.git)
  ☆72Updated 7 months ago
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆70Updated 3 months ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆64Updated last month
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆40Updated last month
• openhwgroup / corev-llvm-project
  ☆17Updated last year
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆52Updated last month
• ychen306 / vegen
  ☆31Updated 2 years ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 2 years ago
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆19Updated last week
• andidr / teckyl
  An MLIR frontend for tensor expressions
  ☆25Updated 5 years ago
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆149Updated last month
• IITH-Compilers / ML-Compiler-Bridge
  Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations
  ☆18Updated 3 weeks ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆79Updated this week