[FPGA'26 Best Paper] KANELÉ: Kolmogorov–Arnold Networks for Efficient LUT-based Evaluation
☆53Feb 27, 2026Updated 6 months ago
Alternatives and similar repositories for KANELE
Users that are interested in KANELE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Apr 29, 2026Updated 4 months ago
- Julia implementation of flash-attention operation for neural networks.☆11May 31, 2023Updated 3 years ago
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 4 years ago
- SpinalHDL code to drive a 64*64 pixel HUB75E module with an ICE40☆33May 9, 2020Updated 6 years ago
- Detecting binary black hole mergers in LIGO with neural networks☆18Oct 19, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 基于深度学 习的MIMI信号检测网络☆14Mar 30, 2019Updated 7 years ago
- ☆11Oct 10, 2019Updated 6 years ago
- ☆16Nov 9, 2025Updated 9 months ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Jul 15, 2016Updated 10 years ago
- This is a really simple compression of Caffe Model☆24Apr 23, 2017Updated 9 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 10 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- Sipeed Tang Nano 4K FPGA implementation of the static tuning picture I watched on TV as a kid.☆24Feb 16, 2023Updated 3 years ago
- A Risc-V implementation for the Gowin FPGA board - Sipeed Tang Nano 20K☆37Jan 31, 2026Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆16Nov 4, 2022Updated 3 years ago
- Python-based domain-specific language for computational magnetism.☆13Updated this week
- Production-ready, constant-time cryptographic keystream generators in pure Verilog. Fully hardened for ASIC/FPGA deployment, formally ver…☆53Jul 18, 2026Updated last month
- Latex Templates for Project and Internship reports. Catered for Institutional reports.☆10Dec 11, 2020Updated 5 years ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆12Nov 2, 2020Updated 5 years ago
- ☆33Jan 7, 2025Updated last year
- Optimal piecewise linear approximation package for the Julia programming language☆25Jul 22, 2025Updated last year
- ☆14Nov 28, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A tool for synthesis of Rust code, very early prototype☆13Jan 9, 2024Updated 2 years ago
- A software development toolkit for signal processing which uses blocks☆15Feb 11, 2026Updated 6 months ago
- 2D Ising model in C++, including IPython notebook examples☆12Nov 14, 2019Updated 6 years ago
- the xoroshiro32++ and xoroshiro64++ PRNG algorthims by David Blackman and Sebastiano Vigna in C++, Verilog, VHDL and SpinalHDL.☆16Dec 2, 2018Updated 7 years ago
- Optimizing Tensor Computation Graphs with Equality Saturation and Monte Carlo Tree Search☆15Aug 9, 2024Updated 2 years ago
- A dual-socket USB host PMOD module.☆19Mar 20, 2025Updated last year
- paper on dexpilot☆15Oct 14, 2019Updated 6 years ago
- Standby mode on WT32 boards.☆16Oct 10, 2023Updated 2 years ago
- ☆67May 6, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆108Updated this week
- An FPGA-based NetTLP adapter☆29Mar 10, 2020Updated 6 years ago
- The Light Dark Matter eXperiment simulation and reconstruction framework.☆29Updated this week
- KAIST Educational Virtualization☆16Mar 6, 2026Updated 5 months ago
- Zyphy is (or will be) a fast web browser engine written in Swift.☆18Jul 29, 2026Updated last month
- An educational, whole-system simulation of the ao486 SystemVerilog CPU core and PC architecture☆21Jul 2, 2026Updated last month
- [ICML 2024] Sparse Model Inversion: Efficient Inversion of Vision Transformers with Less Hallucination☆14Apr 29, 2025Updated last year