☆16Nov 9, 2025Updated 11 months ago
Alternatives and similar repositories for ITA-FPGA
Users that are interested in ITA-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆25Nov 12, 2025Updated 10 months ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆21Updated this week
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆20Mar 28, 2026Updated 6 months ago
- ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…☆36Mar 13, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆92Apr 22, 2025Updated last year
- Automatic Software-based Protection and Integrity Suite☆26Sep 29, 2026Updated last week
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆26Sep 7, 2026Updated last month
- Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)☆24Jun 16, 2026Updated 3 months ago
- MLIR-in as a compiler stack for ucb-bar☆20Updated this week
- ☆19Mar 8, 2025Updated last year
- ☆21Jun 12, 2024Updated 2 years ago
- Code for "An Introduction to Tensor Tiling in MLIR" tutorial given at EuroLLVM 2025☆26Jun 5, 2025Updated last year
- ☆22Jun 25, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆35Aug 22, 2024Updated 2 years ago
- An open framework for designing and deploying custom AI-driven HW/SW co-design flows fast☆106Updated this week
- C++ TensorRT Implementation of NanoSAM☆53Dec 28, 2023Updated 2 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆40Aug 13, 2024Updated 2 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆38Mar 13, 2024Updated 2 years ago
- A framework for in context learning for code optimization☆63Mar 14, 2026Updated 6 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆140Oct 2, 2026Updated last week
- [NeurIPS'25 Spotlight] Adaptive Attention Sparsity with Hierarchical Top-p Pruning☆110Aug 31, 2026Updated last month
- IC implementation of TPU☆161Dec 18, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The Sniper Multi-Core Simulator☆193May 23, 2026Updated 4 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆203Apr 15, 2026Updated 5 months ago
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,587Updated this week
- RISC-V Zve32x Vector Coprocessor☆224Jan 22, 2026Updated 8 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆243Updated this week
- FPGA based Vision Transformer accelerator (Harvard CS205)☆162Feb 11, 2025Updated last year
- A retargetable MLIR-based machine learning compiler and runtime toolkit.☆3,966Updated this week
- IC implementation of Systolic Array for TPU☆375Oct 21, 2024Updated last year
- A model compilation solution for various hardware☆474Aug 20, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Emdash is the Open-Source Agentic Development Environment (🧡 YC W26). Run multiple coding agents in parallel. Use any provider.☆5,947Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆572Nov 26, 2024Updated last year
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆844Updated this week
- A distilled Segment Anything (SAM) model capable of running real-time with NVIDIA TensorRT☆919Nov 20, 2023Updated 2 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- A polyhedral compiler for expressing fast and portable data parallel algorithms☆962Jul 21, 2026Updated 2 months ago
- CUDA Tile IR is an MLIR-based intermediate representation and compiler infrastructure for CUDA kernel optimization, focusing on tile-base…☆1,039Sep 28, 2026Updated last week