☆16Nov 9, 2025Updated 10 months ago
Alternatives and similar repositories for ITA-FPGA
Users that are interested in ITA-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆25Nov 12, 2025Updated 10 months ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆21Updated this week
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- This repository highlights the integration of neural network-based control with PID and MPC approaches in the AirSim simulator to enhance…☆13Jan 8, 2024Updated 2 years ago
- ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…☆36Mar 13, 2026Updated 6 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆90Apr 22, 2025Updated last year
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Sep 7, 2026Updated last week
- LoongArch常见的文档资料以及说明文档☆14Mar 6, 2024Updated 2 years ago
- Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)☆24Jun 16, 2026Updated 3 months ago
- MLIR-in as a compiler stack for ucb-bar☆19Updated this week
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated last month
- ☆19Mar 8, 2025Updated last year
- ☆21Jun 12, 2024Updated 2 years ago
- Code for "An Introduction to Tensor Tiling in MLIR" tutorial given at EuroLLVM 2025☆26Jun 5, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An open framework for designing and deploying custom AI-driven HW/SW co-design flows fast☆93Sep 8, 2026Updated last week
- A network slimming-based pruning method for YOLOv8.☆38Jun 10, 2024Updated 2 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated 2 years ago
- A framework for in context learning for code optimization☆61Mar 14, 2026Updated 6 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆139Sep 5, 2026Updated 2 weeks ago
- An experimental implementation of compiler-driven automatic sharding of models across a given device mesh.☆97Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆134Updated this week
- IREE plugin repository for the AMD AIE accelerator☆134Sep 7, 2026Updated last week
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆141Aug 27, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Autocomp: Optimize any AI kernel, anywhere.☆148Jul 11, 2026Updated 2 months ago
- IC implementation of TPU☆160Dec 18, 2019Updated 6 years ago
- The Sniper Multi-Core Simulator☆193May 23, 2026Updated 3 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆198Apr 15, 2026Updated 5 months ago
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,570Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆307Jun 26, 2026Updated 2 months ago
- RISC-V Zve32x Vector Coprocessor☆223Jan 22, 2026Updated 7 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆240Sep 4, 2026Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆240Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open-source RTL logic simulator with CUDA acceleration☆300Sep 30, 2025Updated 11 months ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆163Feb 11, 2025Updated last year
- A list of neuromorphic software projects☆329Jul 12, 2025Updated last year
- A retargetable MLIR-based machine learning compiler and runtime toolkit.☆3,934Updated this week
- IC implementation of Systolic Array for TPU☆371Oct 21, 2024Updated last year
- A model compilation solution for various hardware☆475Aug 20, 2025Updated last year
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆827Updated this week