☆16Nov 9, 2025Updated 8 months ago
Alternatives and similar repositories for ITA-FPGA
Users that are interested in ITA-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆23Nov 12, 2025Updated 8 months ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- This repository highlights the integration of neural network-based control with PID and MPC approaches in the AirSim simulator to enhance…☆13Jan 8, 2024Updated 2 years ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Jun 15, 2026Updated last month
- ☆79Apr 22, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- LoongArch常见的文档资料以及说明文档☆14Mar 6, 2024Updated 2 years ago
- MLIR-in as a compiler stack for ucb-bar☆18Updated this week
- Scalable Interface for RISC-V ISA Extensions☆26Jun 9, 2026Updated last month
- Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)☆22Jun 16, 2026Updated last month
- ☆19Mar 8, 2025Updated last year
- Hog (HDL-on-git) is an open-source tool to manage FPGA projects on git☆66Updated this week
- My solution to Airsim Competition at NeuRIPS☆26Mar 24, 2020Updated 6 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆35Aug 22, 2024Updated last year
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆36Apr 7, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An open framework for designing and deploying custom AI-driven HW/SW co-design flows fast☆43Updated this week
- A network slimming-based pruning method for YOLOv8.☆38Jun 10, 2024Updated 2 years ago
- C++ TensorRT Implementation of NanoSAM☆53Dec 28, 2023Updated 2 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated last year
- Perfect hashing for an imperfect world☆97Apr 1, 2026Updated 3 months ago
- ☆73Jul 7, 2020Updated 6 years ago
- [NeurIPS'25 Spotlight] Adaptive Attention Sparsity with Hierarchical Top-p Pruning☆105Jul 8, 2026Updated last week
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆136Aug 27, 2024Updated last year
- IREE plugin repository for the AMD AIE accelerator☆130Jun 29, 2026Updated 3 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- IC implementation of TPU☆156Dec 18, 2019Updated 6 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆160Feb 11, 2025Updated last year
- The Sniper Multi-Core Simulator☆184May 23, 2026Updated last month
- SystemC/TLM-2.0 Co-simulation framework☆300Jun 26, 2026Updated 3 weeks ago
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,467Updated this week
- RISC-V Zve32x Vector Coprocessor☆221Jan 22, 2026Updated 5 months ago
- Open-source RTL logic simulator with CUDA acceleration☆287Sep 30, 2025Updated 9 months ago
- Verilog formatter☆205Mar 25, 2026Updated 3 months ago
- Real-time Neural MPC: Deep Learning Model Predictive Control for Quadrotors and Agile Robotic Platforms☆274Mar 15, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A retargetable MLIR-based machine learning compiler and runtime toolkit.☆3,847Updated this week
- IC implementation of Systolic Array for TPU☆365Oct 21, 2024Updated last year
- Open Logic FPGA Standard Library☆985Jul 8, 2026Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆560Nov 26, 2024Updated last year
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆566Jul 17, 2025Updated last year
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- A polyhedral compiler for expressing fast and portable data parallel algorithms☆960Nov 20, 2024Updated last year