Digilent / u-boot-digilent
u-boot-xarm from xilinx git repo with Digilent additions
☆31Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for u-boot-digilent
- Linux Repository for digilent boards☆85Updated 3 months ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆59Updated 3 weeks ago
- meta-petalinux distro layer supporting Xilinx Tools☆84Updated last week
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- Xilinx Soft-IP HDMI Rx/Tx core Linux drivers☆38Updated last week
- The OpenRISC 1000 architectural simulator☆71Updated 2 months ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆52Updated this week
- ☆107Updated 3 weeks ago
- This is a wiki and code sharing for ZYNQ☆71Updated 8 years ago
- Official Intel SOCFPGA U-Boot repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…☆101Updated last week
- Collection of Yocto Project layers to enable AMD Xilinx products☆142Updated this week
- ☆80Updated 7 years ago
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆54Updated this week
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆159Updated last year
- turbo 8051☆28Updated 7 years ago
- Repo Manifests for the Yocto Project Build System☆30Updated last week
- open-source SDKs for the SCR1 core☆68Updated last month
- TCP/IP controlled VPI JTAG Interface.☆59Updated 3 years ago
- ☆14Updated last year
- Source code for reference designs applications☆22Updated 7 months ago
- Extensible FPGA control platform☆53Updated last year
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 8 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆61Updated 5 months ago
- an abstraction layer across user-space Linux, baremetal, and RTOS environments☆24Updated last week
- LatticeMico32 soft processor☆102Updated 10 years ago
- GNU toolchain for RISC-V, including GCC☆15Updated last month
- An Open Source configuration of the Arty platform☆122Updated 9 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆78Updated 5 years ago
- Zephyr port to riscv architecture☆24Updated 7 years ago