Digilent / u-boot-digilentLinks
u-boot-xarm from xilinx git repo with Digilent additions
☆32Updated last year
Alternatives and similar repositories for u-boot-digilent
Users that are interested in u-boot-digilent are comparing it to the libraries listed below
Sorting:
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆163Updated 2 years ago
- Linux Repository for digilent boards☆87Updated 7 months ago
- open-source SDKs for the SCR1 core☆74Updated 8 months ago
- turbo 8051☆29Updated 7 years ago
- Official Intel SOCFPGA U-Boot repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…☆108Updated 3 months ago
- meta-petalinux distro layer supporting Xilinx Tools☆93Updated 2 months ago
- ☆113Updated 4 months ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆57Updated 2 months ago
- The OpenRISC 1000 architectural simulator☆76Updated 3 months ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- ☆14Updated 2 years ago
- This is a wiki and code sharing for ZYNQ☆74Updated 9 years ago
- Repository containing releases of prebuilt GNU toolchains for DesignWare ARC Processors from Synopsys (available from "releases" link bel…☆101Updated last month
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆65Updated last week
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆109Updated 6 years ago
- Collection of Yocto Project layers to enable AMD Xilinx products☆165Updated this week
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆88Updated 4 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆61Updated 4 months ago
- An Open Source configuration of the Arty platform☆130Updated last year
- RISC-V Scratchpad☆68Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆46Updated 2 years ago
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆103Updated 7 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Linux Driver for the Zynq FPGA DMA engine☆89Updated 10 years ago
- OpenRISC 1200 implementation☆171Updated 9 years ago
- OpenXuantie - OpenE906 Core☆139Updated last year
- Demonstration of the AXI DMA engine on the ZedBoard☆53Updated 4 years ago