Digilent / u-boot-digilentLinks
u-boot-xarm from xilinx git repo with Digilent additions
☆31Updated last year
Alternatives and similar repositories for u-boot-digilent
Users that are interested in u-boot-digilent are comparing it to the libraries listed below
Sorting:
- Official Intel SOCFPGA U-Boot repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…☆114Updated 3 weeks ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆168Updated 2 weeks ago
- Repository containing releases of prebuilt GNU toolchains for DesignWare ARC Processors from Synopsys (available from "releases" link bel…☆103Updated last month
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- The OpenRISC 1000 architectural simulator☆75Updated 7 months ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆60Updated 6 months ago
- turbo 8051☆29Updated 8 years ago
- open-source SDKs for the SCR1 core☆76Updated last year
- meta-petalinux distro layer supporting Xilinx Tools☆98Updated last week
- Linux Repository for digilent boards☆86Updated 11 months ago
- ☆14Updated 2 years ago
- Source code for reference designs applications☆22Updated 8 months ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆62Updated 8 months ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- RISC-V Scratchpad☆70Updated 3 years ago
- ☆112Updated 8 months ago
- Core description files for FuseSoC☆124Updated 5 years ago
- This is a wiki and code sharing for ZYNQ☆73Updated 9 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆65Updated last week
- ☆88Updated 8 years ago
- Collection of Yocto Project layers to enable AMD Xilinx products☆166Updated last week
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 6 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆48Updated 2 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆66Updated 7 years ago
- Verilog implementation of a RISC-V core☆131Updated 7 years ago
- Xilinx Soft-IP HDMI Rx/Tx core Linux drivers☆45Updated last month
- 8051 core☆109Updated 11 years ago
- OpenXuantie - OpenE906 Core☆144Updated last year