Digilent / u-boot-digilent
u-boot-xarm from xilinx git repo with Digilent additions
☆31Updated 6 months ago
Alternatives and similar repositories for u-boot-digilent:
Users that are interested in u-boot-digilent are comparing it to the libraries listed below
- Linux Repository for digilent boards☆86Updated 2 months ago
- open-source SDKs for the SCR1 core☆71Updated 3 months ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆54Updated 2 months ago
- TCP/IP controlled VPI JTAG Interface.☆63Updated last month
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆58Updated last week
- ☆14Updated last year
- turbo 8051☆28Updated 7 years ago
- Official Intel SOCFPGA U-Boot repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…☆106Updated 2 weeks ago
- ☆82Updated 7 years ago
- This is a wiki and code sharing for ZYNQ☆71Updated 8 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- ☆108Updated last week
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆57Updated 3 weeks ago
- Small (Q)SPI flash memory programmer in Verilog☆58Updated 2 years ago
- meta-petalinux distro layer supporting Xilinx Tools☆87Updated 3 weeks ago
- The OpenRISC 1000 architectural simulator☆72Updated 5 months ago
- Extensible FPGA control platform☆57Updated last year
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆79Updated 5 years ago
- Repo Manifests for the Yocto Project Build System☆31Updated 3 weeks ago
- I2C controller core☆38Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Spen's Official OpenOCD Mirror☆48Updated 11 months ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆160Updated last year
- Demonstration of the AXI DMA engine on the ZedBoard☆51Updated 3 years ago
- Yet another free 8051 FPGA core☆31Updated 6 years ago
- Revision Control Labs and Materials☆23Updated 7 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆74Updated 10 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 6 years ago
- USB Full Speed PHY☆39Updated 4 years ago