Digilent / u-boot-digilentLinks
u-boot-xarm from xilinx git repo with Digilent additions
☆31Updated last year
Alternatives and similar repositories for u-boot-digilent
Users that are interested in u-boot-digilent are comparing it to the libraries listed below
Sorting:
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆168Updated 2 months ago
- Official Intel SOCFPGA U-Boot repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…☆116Updated 3 weeks ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆61Updated 8 months ago
- ☆114Updated 10 months ago
- turbo 8051☆29Updated 8 years ago
- The OpenRISC 1000 architectural simulator☆77Updated 9 months ago
- open-source SDKs for the SCR1 core☆77Updated last year
- This is a wiki and code sharing for ZYNQ☆74Updated 9 years ago
- meta-petalinux distro layer supporting Xilinx Tools☆99Updated 2 months ago
- ☆14Updated 2 years ago
- Linux Repository for digilent boards☆87Updated last year
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- ☆89Updated 8 years ago
- Examples using the Cyclone V SoC chip☆112Updated 6 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆63Updated 10 months ago
- An Open Source configuration of the Arty platform☆131Updated 2 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆124Updated 3 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆265Updated 2 months ago
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆66Updated 2 months ago
- Collection of open-source peripherals in Verilog☆184Updated 3 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆56Updated 8 years ago
- Nuclei RISC-V Software Development Kit☆155Updated 2 weeks ago
- Linux Driver for the Zynq FPGA DMA engine☆89Updated 10 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 6 years ago
- RISC-V Scratchpad☆74Updated 3 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆91Updated 5 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆104Updated 7 years ago