Digilent / u-boot-digilentLinks
u-boot-xarm from xilinx git repo with Digilent additions
☆32Updated 10 months ago
Alternatives and similar repositories for u-boot-digilent
Users that are interested in u-boot-digilent are comparing it to the libraries listed below
Sorting:
- Linux Repository for digilent boards☆87Updated 6 months ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆55Updated last month
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆163Updated 2 years ago
- turbo 8051☆29Updated 7 years ago
- ☆14Updated 2 years ago
- ☆85Updated 8 years ago
- Official Intel SOCFPGA U-Boot repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…☆108Updated 2 months ago
- meta-petalinux distro layer supporting Xilinx Tools☆91Updated 3 weeks ago
- Xilinx Soft-IP HDMI Rx/Tx core Linux drivers☆43Updated 3 weeks ago
- Yet another free 8051 FPGA core☆34Updated 6 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- This is a wiki and code sharing for ZYNQ☆72Updated 9 years ago
- ☆111Updated 2 months ago
- Collection of Yocto Project layers to enable AMD Xilinx products☆161Updated this week
- bootgen source code☆45Updated 3 weeks ago
- The OpenRISC 1000 architectural simulator☆76Updated last month
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆61Updated 2 months ago
- ☆69Updated 3 months ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆39Updated 8 years ago
- open-source SDKs for the SCR1 core☆74Updated 7 months ago
- Source code for reference designs applications☆22Updated 3 months ago
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆62Updated 3 weeks ago
- Demonstration of the AXI DMA engine on the ZedBoard☆53Updated 4 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆109Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆46Updated 2 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆101Updated 6 years ago