Digilent / u-boot-digilentLinks
u-boot-xarm from xilinx git repo with Digilent additions
☆32Updated last year
Alternatives and similar repositories for u-boot-digilent
Users that are interested in u-boot-digilent are comparing it to the libraries listed below
Sorting:
- Official Intel SOCFPGA U-Boot repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…☆108Updated 3 weeks ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆166Updated 2 years ago
- Linux Repository for digilent boards☆87Updated 8 months ago
- ☆14Updated 2 years ago
- The OpenRISC 1000 architectural simulator☆76Updated 4 months ago
- turbo 8051☆29Updated 8 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆57Updated 3 months ago
- Repository containing releases of prebuilt GNU toolchains for DesignWare ARC Processors from Synopsys (available from "releases" link bel…☆101Updated 2 months ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆109Updated 6 years ago
- Source code for reference designs applications☆22Updated 5 months ago
- ☆112Updated 5 months ago
- meta-petalinux distro layer supporting Xilinx Tools☆95Updated 3 months ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- A port of FreeRTOS for the RISC-V ISA☆77Updated 6 years ago
- open-source SDKs for the SCR1 core☆74Updated 9 months ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- Nuclei RISC-V Software Development Kit☆148Updated last week
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆60Updated 5 months ago
- Collection of Yocto Project layers to enable AMD Xilinx products☆165Updated last week
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆65Updated last week
- This is a wiki and code sharing for ZYNQ☆74Updated 9 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- RISC-V port of newlib☆100Updated 3 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 4 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- LicheeTang 蜂鸟E203 Core☆197Updated 6 years ago
- An Open Source configuration of the Arty platform☆131Updated last year
- Examples using the Cyclone V SoC chip☆108Updated 6 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆115Updated 3 years ago
- Verilog implementation of a RISC-V core☆123Updated 6 years ago