Alternatives and similar repositories for u-boot-digilent:

Users that are interested in u-boot-digilent are comparing it to the libraries listed below

• Digilent / linux-digilent
  Linux Repository for digilent boards
  ☆87Updated 4 months ago
• fpgadeveloper / ethernet-fmc-zynq-gem
  Example design for the Ethernet FMC using the hard GEMs of the Zynq
  ☆55Updated 2 weeks ago
• freecores / ethmac
  Ethernet MAC 10/100 Mbps
  ☆81Updated 5 years ago
• Xilinx / meta-petalinux
  meta-petalinux distro layer supporting Xilinx Tools
  ☆89Updated this week
• Avnet / petalinux
  Repository used to support automated builds under PetaLinux tools that use Yocto.
  ☆59Updated last month
• ikwzm / FPGA-SoC-Linux
  FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…
  ☆162Updated last year
• Xilinx / yocto-manifests
  Repo Manifests for the Yocto Project Build System
  ☆32Updated this week
• imrickysu / ZYNQ-Cookbook
  This is a wiki and code sharing for ZYNQ
  ☆71Updated 9 years ago
• Digilent / digilent-apps
  ☆14Updated 2 years ago
• Avnet / hdl
  ☆111Updated last month
• Xilinx / meta-xilinx-tools
  Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.
  ☆59Updated this week
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆74Updated last week
• CospanDesign / nysa-sata
  ☆85Updated 8 years ago
• westerndigitalcorporation / swerv_eh1_fpga
  FPGA reference design for the the Swerv EH1 Core
  ☆71Updated 5 years ago
• freecores / turbo8051
  turbo 8051
  ☆29Updated 7 years ago
• Digilent / digilent-vivado-scripts
  ☆69Updated last month
• Xilinx / revCtrl
  Revision Control Labs and Materials
  ☆24Updated 7 years ago
• fpgadeveloper / zedboard-axi-dma
  Demonstration of the AXI DMA engine on the ZedBoard
  ☆53Updated 4 years ago
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆96Updated 2 years ago
• fjullien / jtag_vpi
  TCP/IP controlled VPI JTAG Interface.
  ☆65Updated 3 months ago
• CoreyChen922 / sata3_host_controller
  It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.
  ☆70Updated 11 months ago
• Xilinx / meta-xilinx
  Collection of Yocto Project layers to enable AMD Xilinx products
  ☆154Updated this week
• Xilinx / bootgen
  bootgen source code
  ☆43Updated last week
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆74Updated 5 months ago
• MIPSfpga / mipsfpga-plus
  MIPSfpga+ allows loading programs via UART and has a switchable clock
  ☆107Updated 5 years ago
• altera-fpga / u-boot-socfpga
  Official Intel SOCFPGA U-Boot repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…
  ☆107Updated 3 weeks ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last month
• intel / fpga-partial-reconfig
  Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow
  ☆88Updated 2 months ago
• esynr3z / usb20dev
  USB 2.0 FS Device controller IP core written in SystemVerilog
  ☆36Updated 6 years ago
• aignacio / riscv_verilator_model
  RISCV model for Verilator/FPGA targets
  ☆51Updated 5 years ago