DegateCommunity / DegateLinks
A modern and open-source cross-platform software for chips reverse engineering.
☆268Updated 10 months ago
Alternatives and similar repositories for Degate
Users that are interested in Degate are comparing it to the libraries listed below
Sorting:
- A configurable RTL to bitstream FPGA toolchain☆44Updated last week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.☆466Updated 2 months ago
- A CAD tool for extracting bits from Mask ROM photographs.☆362Updated last month
- An attempt to recreate the RP2040 PIO in an FPGA☆303Updated last year
- Another World on a chip☆289Updated 2 years ago
- Playground for VGA projects on Tiny Tapeout☆65Updated 2 weeks ago
- RTL logic synthesis☆112Updated this week
- WIP 100BASE-TX PHY☆76Updated 10 months ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆130Updated last year
- List of FPGA Lattice boards using open tools☆332Updated 3 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆140Updated 6 months ago
- Documenting Lattice's 28nm FPGA parts☆145Updated last year
- i8080 precise replica in Verilog, based on reverse engineering of real die☆159Updated 6 years ago
- FPGA 101 lessons/labs☆392Updated last year
- Turbo9 - Pipelined 6809 Microprocessor IP☆159Updated 2 months ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆44Updated last year
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago
- Pano Logic G2 Reverse Engineering Project☆144Updated 4 years ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆201Updated 3 weeks ago
- Example LED blinking project for your FPGA dev board of choice☆184Updated last month
- Small footprint and configurable Ethernet core☆261Updated last week
- Bluetooth PHY based on one-bit input and output☆234Updated 4 years ago
- Exploring gate level simulation☆58Updated 5 months ago
- A 8-bit computer made of 74xx series logic gates and memory ICs.☆138Updated 7 months ago
- The Zylin ZPU☆244Updated 10 years ago
- A C++ to Verilog translation tool with some basic guarantees that your code will work.☆174Updated 7 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆189Updated last week
- UPduino 3.0: new 4 layer layout, various other improvements☆343Updated 8 months ago