DegateCommunity / DegateLinks
A modern and open-source cross-platform software for chips reverse engineering.
☆273Updated last year
Alternatives and similar repositories for Degate
Users that are interested in Degate are comparing it to the libraries listed below
Sorting:
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- A CAD tool for extracting bits from Mask ROM photographs.☆366Updated last month
- A configurable RTL to bitstream FPGA toolchain☆55Updated 2 weeks ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆87Updated 6 years ago
- SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.☆478Updated 2 months ago
- An attempt to recreate the RP2040 PIO in an FPGA☆307Updated last year
- A bit-serial CPU written in VHDL, with a simulator written in C.☆134Updated last year
- Another World on a chip☆292Updated 2 years ago
- Playground for VGA projects on Tiny Tapeout☆69Updated 3 weeks ago
- WIP 100BASE-TX PHY☆77Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆144Updated 8 months ago
- i8080 precise replica in Verilog, based on reverse engineering of real die☆159Updated 6 years ago
- RTL logic synthesis☆123Updated 2 months ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Updated last year
- Turbo9 - Pipelined 6809 Microprocessor IP☆160Updated 3 weeks ago
- Documenting Lattice's 28nm FPGA parts☆147Updated last year
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆211Updated last month
- List of FPGA Lattice boards using open tools☆344Updated 6 months ago
- Generate bitstream from FPGA assembly.☆24Updated last month
- UPduino 3.0: new 4 layer layout, various other improvements☆349Updated 11 months ago
- The Zylin ZPU☆245Updated 10 years ago
- FPGA 101 lessons/labs☆401Updated last year
- Pano Logic G2 Reverse Engineering Project☆146Updated 4 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆177Updated this week
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆54Updated 6 months ago
- Silicon Layout Wizard☆193Updated 3 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆64Updated 8 months ago
- Exploring gate level simulation☆59Updated 8 months ago
- Small footprint and configurable Ethernet core☆272Updated last month
- Resources from my talk "Hacking the RP2350" at 38C3☆107Updated 11 months ago