DegateCommunity / Degate
A modern and open-source cross-platform software for chips reverse engineering.
☆258Updated 4 months ago
Alternatives and similar repositories for Degate:
Users that are interested in Degate are comparing it to the libraries listed below
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆209Updated 11 months ago
- A configurable RTL to bitstream FPGA toolchain☆15Updated last week
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆83Updated 5 years ago
- SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.☆440Updated last week
- Another World on a chip☆283Updated last year
- A CAD tool for extracting bits from Mask ROM photographs.☆351Updated last week
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆133Updated 3 months ago
- An attempt to recreate the RP2040 PIO in an FPGA☆296Updated 9 months ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆178Updated 2 months ago
- Playground for VGA projects on Tiny Tapeout☆60Updated 3 weeks ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆125Updated 6 months ago
- VHDL synthesis (based on ghdl)☆328Updated last month
- i8080 precise replica in Verilog, based on reverse engineering of real die☆154Updated 5 years ago
- WIP 100BASE-TX PHY☆74Updated 3 months ago
- Silicon Layout Wizard☆166Updated last month
- FPGA 101 lessons/labs☆374Updated 8 months ago
- A C++ to Verilog translation tool with some basic guarantees that your code will work.☆167Updated last month
- The Zylin ZPU☆243Updated 9 years ago
- Multi-platform nightly builds of open source FPGA tools☆295Updated 3 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆42Updated 11 months ago
- Turbo9 - Pipelined 6809 Microprocessor IP☆155Updated 5 months ago
- Exploring gate level simulation☆56Updated 2 years ago
- 😎 A curated list of awesome RISC-V implementations☆134Updated 2 years ago
- HAL – The Hardware Analyzer☆655Updated last week
- UPduino 3.0: new 4 layer layout, various other improvements☆332Updated 2 months ago
- Documenting the Lattice ECP5 bit-stream format.☆410Updated 2 months ago
- Small footprint and configurable Ethernet core☆228Updated 3 weeks ago
- List of FPGA Lattice boards using open tools☆320Updated last month
- Mask ROM decoding utilities☆70Updated 2 years ago