DegateCommunity / DegateLinks
A modern and open-source cross-platform software for chips reverse engineering.
☆266Updated 9 months ago
Alternatives and similar repositories for Degate
Users that are interested in Degate are comparing it to the libraries listed below
Sorting:
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆222Updated last year
- A configurable RTL to bitstream FPGA toolchain☆43Updated this week
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- A CAD tool for extracting bits from Mask ROM photographs.☆362Updated 2 weeks ago
- Playground for VGA projects on Tiny Tapeout☆65Updated 3 weeks ago
- An attempt to recreate the RP2040 PIO in an FPGA☆303Updated last year
- SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.☆465Updated last month
- A bit-serial CPU written in VHDL, with a simulator written in C.☆129Updated last year
- i8080 precise replica in Verilog, based on reverse engineering of real die☆158Updated 6 years ago
- Another World on a chip☆288Updated last year
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- List of FPGA Lattice boards using open tools☆332Updated 2 months ago
- Pano Logic G2 Reverse Engineering Project☆144Updated 4 years ago
- WIP 100BASE-TX PHY☆76Updated 9 months ago
- The Zylin ZPU☆245Updated 10 years ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆200Updated last week
- Mask ROM decoding utilities☆72Updated 2 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆140Updated 5 months ago
- Silicon Layout Wizard☆181Updated this week
- Exploring gate level simulation☆58Updated 4 months ago
- FPGA 101 lessons/labs☆390Updated last year
- UPduino 3.0: new 4 layer layout, various other improvements☆342Updated 7 months ago
- 2 hour crash course in FPGAs☆199Updated 3 years ago
- A 8-bit computer made of 74xx series logic gates and memory ICs.☆138Updated 6 months ago
- Bluetooth PHY based on one-bit input and output☆231Updated 4 years ago
- Turbo9 - Pipelined 6809 Microprocessor IP☆159Updated last month
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- Small footprint and configurable Ethernet core☆259Updated 2 weeks ago
- Generate bitstream from FPGA assembly.☆23Updated 2 months ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆44Updated last year