DegateCommunity / DegateLinks
A modern and open-source cross-platform software for chips reverse engineering.
☆264Updated 8 months ago
Alternatives and similar repositories for Degate
Users that are interested in Degate are comparing it to the libraries listed below
Sorting:
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- A configurable RTL to bitstream FPGA toolchain☆40Updated last month
- A CAD tool for extracting bits from Mask ROM photographs.☆359Updated 3 weeks ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- Playground for VGA projects on Tiny Tapeout☆63Updated 5 months ago
- SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.☆463Updated 2 weeks ago
- WIP 100BASE-TX PHY☆76Updated 8 months ago
- i8080 precise replica in Verilog, based on reverse engineering of real die☆157Updated 6 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆302Updated last year
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆43Updated last year
- Another World on a chip☆286Updated last year
- Simulate electronic circuit using Python and the Ngspice / Xyce simulators☆155Updated 2 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆128Updated 11 months ago
- A 8-bit computer made of 74xx series logic gates and memory ICs.☆138Updated 5 months ago
- List of FPGA Lattice boards using open tools☆329Updated last month
- Turbo9 - Pipelined 6809 Microprocessor IP☆159Updated last week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆139Updated 3 months ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆196Updated last month
- Generate bitstream from FPGA assembly.☆23Updated last month
- UPduino 3.0: new 4 layer layout, various other improvements☆340Updated 6 months ago
- The Zylin ZPU☆245Updated 10 years ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆49Updated 3 months ago
- 😎 A curated list of awesome RISC-V implementations☆137Updated 2 years ago
- Small footprint and configurable Ethernet core☆253Updated last week
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- Silicon Layout Wizard☆175Updated 2 months ago
- FPGA 101 lessons/labs☆389Updated last year
- Exploring gate level simulation☆58Updated 3 months ago
- Extract bits from photos☆89Updated 5 years ago