DegateCommunity / DegateLinks
A modern and open-source cross-platform software for chips reverse engineering.
☆272Updated 11 months ago
Alternatives and similar repositories for Degate
Users that are interested in Degate are comparing it to the libraries listed below
Sorting:
- A configurable RTL to bitstream FPGA toolchain☆54Updated last week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆87Updated 6 years ago
- SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.☆472Updated 3 weeks ago
- A CAD tool for extracting bits from Mask ROM photographs.☆366Updated this week
- An attempt to recreate the RP2040 PIO in an FPGA☆305Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆142Updated 7 months ago
- List of FPGA Lattice boards using open tools☆336Updated 4 months ago
- RTL logic synthesis☆117Updated last month
- Another World on a chip☆291Updated 2 years ago
- i8080 precise replica in Verilog, based on reverse engineering of real die☆159Updated 6 years ago
- WIP 100BASE-TX PHY☆76Updated 11 months ago
- Playground for VGA projects on Tiny Tapeout☆65Updated this week
- A bit-serial CPU written in VHDL, with a simulator written in C.☆133Updated last year
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆205Updated 2 months ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- UPduino 3.0: new 4 layer layout, various other improvements☆344Updated 9 months ago
- The Zylin ZPU☆244Updated 10 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆45Updated last year
- FPGA 101 lessons/labs☆397Updated last year
- Silicon Layout Wizard☆188Updated last month
- Bluetooth PHY based on one-bit input and output☆234Updated 4 years ago
- Example LED blinking project for your FPGA dev board of choice☆186Updated last month
- Mask ROM decoding utilities☆74Updated 2 years ago
- Turbo9 - Pipelined 6809 Microprocessor IP☆160Updated 3 months ago
- HAL – The Hardware Analyzer☆699Updated last week
- CoreScore☆167Updated this week
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆62Updated 6 months ago
- Small footprint and configurable Ethernet core☆270Updated last week