DegateCommunity / DegateLinks
A modern and open-source cross-platform software for chips reverse engineering.
☆274Updated last year
Alternatives and similar repositories for Degate
Users that are interested in Degate are comparing it to the libraries listed below
Sorting:
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- A configurable RTL to bitstream FPGA toolchain☆55Updated last week
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆87Updated 6 years ago
- A CAD tool for extracting bits from Mask ROM photographs.☆368Updated last week
- SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.☆478Updated 3 months ago
- RTL logic synthesis☆125Updated 3 months ago
- Playground for VGA projects on Tiny Tapeout☆70Updated last week
- Another World on a chip☆292Updated 2 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆135Updated last year
- WIP 100BASE-TX PHY☆77Updated last year
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Updated last year
- An attempt to recreate the RP2040 PIO in an FPGA☆308Updated last year
- A 8-bit computer made of 74xx series logic gates and memory ICs.☆141Updated 10 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆144Updated last week
- The Zylin ZPU☆245Updated 10 years ago
- UPduino 3.0: new 4 layer layout, various other improvements☆352Updated last year
- Silicon Layout Wizard☆194Updated 4 months ago
- i8080 precise replica in Verilog, based on reverse engineering of real die☆159Updated 6 years ago
- List of FPGA Lattice boards using open tools☆348Updated 7 months ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆213Updated last month
- Turbo9 - Pipelined 6809 Microprocessor IP☆159Updated last month
- FPGA 101 lessons/labs☆402Updated last year
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago
- Documenting Lattice's 28nm FPGA parts☆148Updated 2 years ago
- Generate bitstream from FPGA assembly.☆25Updated 2 months ago
- Line rate Ethernet interface for RP2XXX.☆122Updated 9 months ago
- Small footprint and configurable Ethernet core☆272Updated last week
- Mask ROM decoding utilities☆74Updated 2 years ago
- Exploring gate level simulation☆59Updated 9 months ago
- Simulate electronic circuit using Python and the Ngspice / Xyce simulators☆157Updated 2 years ago