Another World on a chip
☆292Oct 6, 2023Updated 2 years ago
Alternatives and similar repositories for a5k
Users that are interested in a5k are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,407Jan 5, 2026Updated 2 months ago
- Soft USB for LiteX☆51Oct 6, 2025Updated 5 months ago
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 2 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- A Most Very Unofficial Guide to the W65C265SXB☆52Aug 6, 2024Updated last year
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆225Feb 19, 2026Updated last month
- Turbo9 - Pipelined 6809 Microprocessor IP☆163Dec 5, 2025Updated 3 months ago
- An attempt to recreate the RP2040 PIO in an FPGA☆315Jun 6, 2024Updated last year
- TinyGPUs, making graphics hardware for 1990s games☆170Jan 24, 2026Updated 2 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Mega Drive/Genesis core written in Verilog☆317Oct 20, 2024Updated last year
- Hardware definition language that compiles to Verilog☆106Sep 26, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Experiments with applying Fourier transofrms to various plane-filling curves and patterns☆65Apr 17, 2023Updated 2 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- A bit-serial CPU written in VHDL, with a simulator written in C.☆136Sep 1, 2024Updated last year
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- A FORTH in 340 bytes — the smallest real programming language ever as of yet.☆630Aug 18, 2024Updated last year
- A catalog of my old-school GFX effects☆44Jan 30, 2024Updated 2 years ago
- Game Boy hardware research☆245Aug 15, 2025Updated 7 months ago
- A dual-socket USB host PMOD module.☆15Mar 20, 2025Updated last year
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆158Mar 22, 2025Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Graphics demos☆111Mar 22, 2024Updated 2 years ago
- VRoom! RISC-V CPU☆517Sep 2, 2024Updated last year
- Website documenting a hardware project from the 1990s.☆78Mar 20, 2023Updated 3 years ago
- Exploring gate level simulation☆58Apr 23, 2025Updated 11 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆104Feb 17, 2023Updated 3 years ago
- Gigatron TTL Computer for MiSTer FPGA☆13Apr 20, 2022Updated 3 years ago
- A configurable RTL to bitstream FPGA toolchain☆57Mar 16, 2026Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆112Feb 3, 2026Updated last month
- Compact FPGA game console☆166Nov 14, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A minimal RISC-V RV32I disassembler☆57Jun 15, 2021Updated 4 years ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- Ray Tracer in 483 bytes (x86 boot sector)☆258Jul 14, 2024Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated 2 years ago
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆210Oct 28, 2025Updated 4 months ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆56Jun 6, 2025Updated 9 months ago