Another World on a chip
☆292Oct 6, 2023Updated 2 years ago
Alternatives and similar repositories for a5k
Users that are interested in a5k are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,412Apr 28, 2026Updated last week
- Soft USB for LiteX☆51Oct 6, 2025Updated 6 months ago
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 2 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- A Most Very Unofficial Guide to the W65C265SXB☆51Aug 6, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆225Feb 19, 2026Updated 2 months ago
- Turbo9 - Pipelined 6809 Microprocessor IP☆163Dec 5, 2025Updated 5 months ago
- An attempt to recreate the RP2040 PIO in an FPGA☆316Jun 6, 2024Updated last year
- TinyGPUs, making graphics hardware for 1990s games☆172Jan 24, 2026Updated 3 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- Hardware definition language that compiles to Verilog☆106Sep 26, 2021Updated 4 years ago
- Mega Drive/Genesis core written in Verilog☆317Oct 20, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Experiments with applying Fourier transofrms to various plane-filling curves and patterns☆65Apr 17, 2023Updated 3 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- A FORTH in 340 bytes — the smallest real programming language ever as of yet.☆631Aug 18, 2024Updated last year
- A catalog of my old-school GFX effects☆44Jan 30, 2024Updated 2 years ago
- Game Boy hardware research☆244Aug 15, 2025Updated 8 months ago
- A dual-socket USB host PMOD module.☆15Mar 20, 2025Updated last year
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆162Mar 22, 2025Updated last year
- A bit-serial CPU written in VHDL, with a simulator written in C.☆138Sep 1, 2024Updated last year
- Graphics demos☆111Mar 22, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Website documenting a hardware project from the 1990s.☆78Mar 20, 2023Updated 3 years ago
- VRoom! RISC-V CPU☆520Sep 2, 2024Updated last year
- Exploring gate level simulation☆58Mar 27, 2026Updated last month
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆104Feb 17, 2023Updated 3 years ago
- Gigatron TTL Computer for MiSTer FPGA☆13Apr 20, 2022Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆114Apr 22, 2026Updated 2 weeks ago
- Compact FPGA game console☆166Nov 14, 2023Updated 2 years ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- A minimal RISC-V RV32I disassembler☆57Jun 15, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- A configurable RTL to bitstream FPGA toolchain☆59Apr 24, 2026Updated last week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆189Mar 10, 2024Updated 2 years ago
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆211Oct 28, 2025Updated 6 months ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆56Apr 11, 2026Updated 3 weeks ago
- NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards☆441Jun 20, 2025Updated 10 months ago
- C++ raytracer that supports custom models. Supports running the calculations on the CPU using C++11 threads or in the GPU via CUDA.☆74Dec 24, 2022Updated 3 years ago