Another World on a chip
☆293Oct 6, 2023Updated 2 years ago
Alternatives and similar repositories for a5k
Users that are interested in a5k are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,423Jun 18, 2026Updated 2 weeks ago
- Soft USB for LiteX☆51Oct 6, 2025Updated 8 months ago
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 3 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- A Most Very Unofficial Guide to the W65C265SXB☆51Aug 6, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆227Feb 19, 2026Updated 4 months ago
- Turbo9 - Pipelined 6809 Microprocessor IP☆164Updated this week
- An attempt to recreate the RP2040 PIO in an FPGA☆318Jun 6, 2024Updated 2 years ago
- TinyGPUs, making graphics hardware for 1990s games☆174Jan 24, 2026Updated 5 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- Hardware definition language that compiles to Verilog☆106Sep 26, 2021Updated 4 years ago
- Mega Drive/Genesis core written in Verilog☆317Oct 20, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- A FORTH in 340 bytes — the smallest real programming language ever as of yet.☆637Aug 18, 2024Updated last year
- A catalog of my old-school GFX effects☆44Jan 30, 2024Updated 2 years ago
- Game Boy hardware research☆245Aug 15, 2025Updated 10 months ago
- A dual-socket USB host PMOD module.☆16Mar 20, 2025Updated last year
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆169Mar 22, 2025Updated last year
- A bit-serial CPU written in VHDL, with a simulator written in C.☆142Sep 1, 2024Updated last year
- Graphics demos☆111Mar 22, 2024Updated 2 years ago
- Website documenting a hardware project from the 1990s.☆79Mar 20, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- VRoom! RISC-V CPU☆521Sep 2, 2024Updated last year
- ECP5 FPGA in an "S7 Mini" form factor☆90Aug 13, 2021Updated 4 years ago
- Exploring gate level simulation☆58Mar 27, 2026Updated 3 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆104Feb 17, 2023Updated 3 years ago
- Gigatron TTL Computer for MiSTer FPGA☆13Apr 20, 2022Updated 4 years ago
- Compact FPGA game console☆167Nov 14, 2023Updated 2 years ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- A minimal RISC-V RV32I disassembler☆56Jun 15, 2021Updated 5 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆116Jun 18, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- A configurable RTL to bitstream FPGA toolchain☆62Jun 29, 2026Updated last week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆191Mar 10, 2024Updated 2 years ago
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆212Oct 28, 2025Updated 8 months ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆56Apr 11, 2026Updated 2 months ago
- NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards☆448Jun 20, 2025Updated last year
- C++ raytracer that supports custom models. Supports running the calculations on the CPU using C++11 threads or in the GPU via CUDA.☆74Dec 24, 2022Updated 3 years ago