Alternatives and similar repositories for Machine-Learning-on-Cache-Replacement-Policy

Users that are interested in Machine-Learning-on-Cache-Replacement-Policy are comparing it to the libraries listed below

• hyerania / Belady-Cache-Replacement
  Using Belady's algorithm for improved cache replacement
  ☆50Updated 6 years ago
• sylab / cacheus
  The design and algorithms used in Cacheus are described in this USENIX FAST'21 paper and talk video: https://www.usenix.org/conference/fa…
  ☆65Updated last year
• madsys-dev / sosp-paper19-ae
  The Artifact Evaluation Version of SOSP Paper #19
  ☆50Updated 11 months ago
• Sys-KU / AutoTiering
  [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  ☆47Updated 3 years ago
• cuhk-mass / hemem
  A mirror of https://bitbucket.org/ajaustin/hemem/src/sosp-submission/
  ☆22Updated 2 years ago
• project-kona / asplos21-ae
  ☆30Updated 4 years ago
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 3 years ago
• spypaul / MQSim_CXL
  ☆71Updated 2 years ago
• wonglkd / Baleen-FAST24
  Code for "Baleen: ML Admission & Prefetching for Flash Caches" (FAST 2024).
  ☆26Updated last year
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆48Updated last year
• zxhero / gem5-CXL
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆36Updated last year
• Compute-Express-Link / CXLPapers
  ☆106Updated 2 years ago
• GTkernel / coeus-sim
  ☆11Updated 3 years ago
• ziyueqiu / FrozenHot
  ☆28Updated last year
• cmuparlay / PIM-tree
  A Skew-Resistant Index for Processing-in-Memory
  ☆25Updated 9 months ago
• lingfenghsiang / Nomad
  OSDI'24 Nomad implementation
  ☆45Updated 7 months ago
• BLepers / JohnnyCache
  Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)
  ☆18Updated last year
• PDS-Lab / Rcmp
  Rcmp: Reconstructing RDMA-based Memory Disaggregation via CXL
  ☆56Updated last year
• takahiro-hirofuchi / mesmeric-emulator
  MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies
  ☆10Updated 4 years ago
• SlugLab / CXLMemSim
  CXLMemSim: A pure software simulated CXL.mem for performance characterization
  ☆162Updated last week
• dmemsys / FUSEE
  This is the implementation repository of our FAST'23 paper: FUSEE: A Fully Memory-Disaggregated Key-Value Store.
  ☆59Updated 2 years ago
• thustorage / PetPS
  PetPS: Supporting Huge Embedding Models with Tiered Memory
  ☆32Updated last year
• ut-datasys / tigon
  Tigon: A Distributed Database for a CXL Pod [OSDI '25]
  ☆25Updated last month
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆27Updated last year
• CMU-SAFARI / Sibyl
  Source code for the software implementation of Sibyl proposed in our ISCA 2022 paper: Gagandeep Singh et. al., "Sibyl: Adaptive and Exten…
  ☆36Updated 2 years ago
• Scientific-Computing-Lab / STREAMer
  STREAMer: Benchmarking remote volatile and non-volatile memory bandwidth
  ☆17Updated last year
• ucare-uchicago / ev-store-dlrm
  ☆30Updated last year
• MoatLab / Pond
  Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)
  ☆204Updated 9 months ago
• cyjseagull / gem5-nvmain-hybrid-simulator
  gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system
  ☆77Updated 5 years ago
• ysarch-lab / nimble_page_management_asplos_2019
  Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019
  ☆44Updated 2 years ago