Alternatives and similar repositories for Machine-Learning-on-Cache-Replacement-Policy

Users that are interested in Machine-Learning-on-Cache-Replacement-Policy are comparing it to the libraries listed below

• hyerania / Belady-Cache-Replacement
  Using Belady's algorithm for improved cache replacement
  ☆49Updated 6 years ago
• madsys-dev / sosp-paper19-ae
  The Artifact Evaluation Version of SOSP Paper #19
  ☆52Updated last year
• Sys-KU / AutoTiering
  [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  ☆48Updated 3 years ago
• BLepers / JohnnyCache
  Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)
  ☆20Updated 2 years ago
• CMU-SAFARI / Sibyl
  Source code for the software implementation of Sibyl proposed in our ISCA 2022 paper: Gagandeep Singh et. al., "Sibyl: Adaptive and Exten…
  ☆38Updated 2 years ago
• nicexlab / GeminiFS
  GeminiFS: A Companion File System for GPUs
  ☆69Updated 10 months ago
• project-kona / asplos21-ae
  ☆31Updated 4 years ago
• spypaul / MQSim_CXL
  ☆75Updated 2 years ago
• GTkernel / coeus-sim
  ☆11Updated 3 years ago
• lingfenghsiang / Nomad
  OSDI'24 Nomad implementation
  ☆55Updated 4 months ago
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆31Updated last year
• SymbioticLab / Leap
  Prefetching and efficient data path for memory disaggregation
  ☆69Updated 5 years ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆78Updated 3 years ago
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 3 years ago
• madsys-dev / smart
  Scaling Up Memory Disaggregated Applications with SMART
  ☆32Updated last year
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆51Updated last year
• clusterfarmem / clustersim
  Cluster simulator with far memory
  ☆12Updated 5 years ago
• MoatLab / Pond
  Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)
  ☆215Updated last year
• cosmoss-jigu / memtis
  Tiered memory management
  ☆86Updated 3 months ago
• zainryan / INSIDER-System
  An FPGA-based full-stack in-storage computing system.
  ☆38Updated 5 years ago
• csl-iisc / GPM-ASPLOS22
  ☆36Updated last year
• Compute-Express-Link / CXLPapers
  ☆111Updated 2 years ago
• dmemsys / Aceso
  This is the implementation repository of our SOSP'24 paper: Aceso: Achieving Efficient Fault Tolerance in Memory-Disaggregated Key-Value …
  ☆22Updated last year
• cyjseagull / gem5-nvmain-hybrid-simulator
  gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system
  ☆79Updated 6 years ago
• casys-kaist / AMP
  Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems
  ☆16Updated 4 years ago
• utnslab / Medes
  Deduplication over dis-aggregated memory for Serverless Computing
  ☆14Updated 3 years ago
• twicy / awesome-CXL
  This is a repo listing papers/blogs/news related to CXL. Let's take the leap to Next-Gen memory system with the awesome CXL
  ☆18Updated last year
• WukLab / Mira
  A Progam-Behavior-Guided Far Memory System
  ☆35Updated 2 years ago
• SJTU-IPADS / cocytus
  Cocytus is an efficient and available in-memory K/V-store through hybrid erasure coding and replication
  ☆30Updated 9 years ago
• PDS-Lab / Rcmp
  Rcmp: Reconstructing RDMA-based Memory Disaggregation via CXL
  ☆60Updated 2 years ago