cispa / BranchDifferent
Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"
☆24Updated 2 years ago
Related projects: ⓘ
- The open-source component of Prime+Scope, published at CCS 2021☆26Updated last year
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆60Updated 2 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆25Updated last year
- ☆16Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 3 years ago
- Reload+Refresh PoC☆13Updated 4 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 2 years ago
- HW interface for memory caches☆26Updated 4 years ago
- ☆18Updated last year
- Medusa Repository: Transynther tool and Medusa Attack☆19Updated 4 years ago
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]☆16Updated last year
- ☆17Updated 2 years ago
- Rage Against The Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks☆15Updated 3 years ago
- ☆15Updated 7 months ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆52Updated 2 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆27Updated 4 years ago
- ☆43Updated 5 years ago
- Tool for testing and finding minimal eviction sets☆95Updated 3 years ago
- ☆18Updated 6 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆17Updated 4 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆14Updated 9 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆51Updated last month
- ☆86Updated last year
- Open source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆14Updated last month
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆40Updated 5 years ago
- Microarchitectural exploitation and other hardware attacks.☆79Updated 5 months ago
- Medusa Repository: Transynther tool and Medusa Attack☆18Updated 4 years ago
- Student Starter Code for Secure Hardware Design at MIT☆29Updated 3 months ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆25Updated last year
- ☆71Updated last year