cispa / BranchDifferentLinks
Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"
☆39Updated 3 years ago
Alternatives and similar repositories for BranchDifferent
Users that are interested in BranchDifferent are comparing it to the libraries listed below
Sorting:
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆31Updated 7 months ago
- ☆17Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 4 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Updated 3 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆22Updated 2 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆36Updated 2 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆33Updated 10 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆78Updated 2 months ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆65Updated 8 months ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆46Updated 4 years ago
- Tool for testing and finding minimal eviction sets☆107Updated 4 years ago
- ☆119Updated 3 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆20Updated 5 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Updated 4 years ago
- HW interface for memory caches☆28Updated 5 years ago
- ☆30Updated last year
- ☆17Updated 7 months ago
- ☆101Updated last year
- Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…☆65Updated last year
- The artifact for SecSMT paper -- Usenix Security 2022☆31Updated 3 years ago
- A flush-reload side channel attack implementation☆56Updated 3 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆38Updated 5 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆19Updated 5 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆33Updated 2 years ago
- Reload+Refresh PoC☆16Updated 5 years ago
- Artifact for the IEEE S&P 2025 paper: "Rapid Reversing of Non-Linear CPU Cache Slice Functions: Unlocking Physical Address Leakage"☆17Updated 2 months ago
- Revizor - Hardware fuzzing for the age of speculation☆180Updated 2 weeks ago
- ☆22Updated 5 years ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆26Updated last year