Alternatives and similar repositories for BCH-C

Users that are interested in BCH-C are comparing it to the libraries listed below

• gwafotapa / Constant-time-BCH-decoder
  An implementation of the decoding of BCH codes resistant to timing attacks
  ☆10Updated 4 years ago
• mborgerding / bch_codec
  User BCH encode/decode library based on bch module from linux kernel
  ☆31Updated 10 years ago
• secworks / modexp
  Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.
  ☆17Updated 4 years ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆36Updated 4 years ago
• Chair-for-Security-Engineering / AES_masked_BRAM
  Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)
  ☆16Updated 4 years ago
• shiva-t / Elliptical-Curve-Cryptography-FPGA
  Implementation of ECC on FPGA-Zynq7000 SoC
  ☆18Updated 5 years ago
• Parrot-Developers / bch
  Generic binary BCH encoding/decoding library
  ☆19Updated 8 years ago
• VLSIDA / puffery
  Tools for PUF analysis
  ☆11Updated 3 years ago
• kgpai94 / ECC-Encryption-System
  This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…
  ☆31Updated 6 years ago
• siamumar / BIST_PUF_TRNG
  A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators
  ☆23Updated 7 years ago
• Crimsonninja / senior_design_puf
  Repository to store all design and testbench files for Senior Design
  ☆17Updated 5 years ago
• eriksargent / PUF-lab
  FPGA implementation of a physical unclonable function for authentication
  ☆33Updated 8 years ago
• erdemalkim / newhopearm
  ARM Cortex-M implementation of NewHope Ring-LWE based Key-exchange
  ☆9Updated 8 years ago
• mupq / pqriscv
  ☆11Updated last year
• ecelab-org / Split-Chip_authentication
  An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.
  ☆17Updated 5 years ago
• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆34Updated 3 weeks ago
• jackchouchani / reedsolomon
  Reed Solomon BCH encoder and decoder
  ☆25Updated 6 years ago
• KULeuven-COSIC / COSO-TRNG
  Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.
  ☆13Updated 7 months ago
• sandialabs / spat
  A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)
  ☆26Updated 5 years ago
• sebastien-riou / masked-bit-sliced-aes-128
  masked, bit-sliced AES-128 demo code
  ☆14Updated 5 months ago
• scluconn / LPN-based_PUF
  FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.
  ☆15Updated 7 years ago
• subutai-attic / liquid-router
  The Subutai™ Router open hardware project sources.
  ☆14Updated 7 years ago
• shalan / Chameleon_SoC
  AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...
  ☆13Updated 2 months ago
• rprimas / ascon-verilog
  Hardware Design of Ascon
  ☆23Updated this week
• hyperpicc / ecc
  Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)
  ☆21Updated 7 years ago
• jevinskie / aes-over-pcie
  A VHDL implementation of 128 bit AES encryption with a PCIe interface.
  ☆26Updated 8 years ago
• Gabalo / RO_PUF
  Ring Oscillator Physically Unclonable Funtion
  ☆23Updated 3 years ago
• freecores / sha3
  SHA3 (KECCAK)
  ☆19Updated 10 years ago
• jnk0le / cortexm-AES
  high performance AES implementations optimized for cortex-m microcontrollers
  ☆41Updated last week
• secworks / trng
  True Random Number Generator core implemented in Verilog.
  ☆75Updated 4 years ago