AlessandroBudroni / BCH-C
Error Correction Codes - C
☆11Updated 5 years ago
Alternatives and similar repositories for BCH-C
Users that are interested in BCH-C are comparing it to the libraries listed below
Sorting:
- An implementation of the decoding of BCH codes resistant to timing attacks☆10Updated 4 years ago
- Generic binary BCH encoding/decoding library☆19Updated 8 years ago
- CBOR library with no dependencies, small memory footprint and code size, developed for both desktop and embedded applications.☆9Updated last year
- This is a BCH encoder/decoder for NAND flash based on the code from Micron.☆13Updated 5 years ago
- Implementation of authenticated encryption GCM. The block cipher used is AES-128.☆27Updated 6 years ago
- Reed Solomon BCH encoder and decoder☆136Updated last year
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 5 months ago
- builds a BCH code correcting an arbitrary number of errors☆9Updated 2 months ago
- C++ library for AXI DMA with direct and scatter-gather support☆10Updated 3 years ago
- Reed-Solomon encode/decode error correction library, in ANSI C☆46Updated 3 years ago
- A simple implementation of the Fast Fourier Transform and Number Theoretic Transform using Python.☆17Updated 5 years ago
- Playground for implementing LDPC codes on FPGA☆16Updated 2 years ago
- Some lightweight cryptography algorithms optimized for x86☆22Updated 2 years ago
- Verilog Hardware Design of Ascon☆22Updated 2 weeks ago
- Tools for PUF analysis☆11Updated 3 years ago
- A Performance Analysis and Simulation of BCH Code in Matlab☆13Updated 3 years ago
- Cryptographic Key Generation from PUF Data☆21Updated 5 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆19Updated 7 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- VHDL Implementation of AES Algorithm☆78Updated 3 years ago
- Repository to store all design and testbench files for Senior Design☆18Updated 5 years ago
- Embedded logger with minimal footprint and memory usage☆37Updated 3 weeks ago
- high performance AES implementations optimized for cortex-m microcontrollers☆41Updated last week
- A fast memory pool allocator☆12Updated 3 years ago
- Low Density Parity Check Decoder☆15Updated 8 years ago
- Reed Solomon BCH encoder and decoder☆25Updated 6 years ago