Adancurusul / EveIDE_LIGHTLinks
A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆54Updated 3 years ago
Alternatives and similar repositories for EveIDE_LIGHT
Users that are interested in EveIDE_LIGHT are comparing it to the libraries listed below
Sorting:
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆69Updated 2 years ago
- ☆14Updated 6 years ago
- ☆64Updated 9 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Updated 2 years ago
- 8051 core☆109Updated 11 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆78Updated 6 years ago
- ☆39Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆193Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆77Updated last year
- 国产VU13P加速卡资料☆79Updated 7 months ago
- ☆64Updated 3 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆43Updated 2 years ago
- LicheeTang 蜂鸟E203 Core☆198Updated 6 years ago
- OpenXuantie - OpenE906 Core☆143Updated last year
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 4 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- riscv资料、论文等☆144Updated 7 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- a simple FPGA xdma demo based Memblaze☆21Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆144Updated last year
- Nuclei Board Labs☆58Updated last year
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆84Updated 3 years ago
- ☆19Updated 5 years ago
- Scale-able EDA for FPGA, Verilog/Vivado/Quartus and more☆39Updated last year
- 用于xilinx平台的简易自制下载器。☆96Updated 5 years ago