A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆55Jul 26, 2022Updated 3 years ago
Alternatives and similar repositories for EveIDE_LIGHT
Users that are interested in EveIDE_LIGHT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- some interpreters with high protability☆17Jul 10, 2022Updated 3 years ago
- A Model Context Protocol server for embedded debugging with probe-rs - supports ARM Cortex-M, RISC-V debugging via J-Link, ST-Link, and m…☆87Aug 6, 2025Updated 9 months ago
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated last year
- Rust bindings to the CMSIS-DSP library for Cortex-M processors☆23Feb 26, 2026Updated 2 months ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆19Aug 10, 2020Updated 5 years ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Mar 3, 2022Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆12Mar 12, 2021Updated 5 years ago
- 基于RISC_V32I指令集架构的五级流水CPU☆15Sep 30, 2019Updated 6 years ago
- ☆14Oct 19, 2019Updated 6 years ago
- ☆13Dec 22, 2024Updated last year
- Using stereo vision 👀 to identify the obstacles by processing images on a FPGA☆21Feb 8, 2023Updated 3 years ago
- AXI4 BFM in Verilog☆37Dec 13, 2016Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- K210 YOLO_V2 FACE DETECTION☆23May 16, 2019Updated 7 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆30Dec 5, 2024Updated last year
- ☆17Updated this week
- Redesigned hardware of adamgreig's fpga/flash programmer☆22Apr 20, 2020Updated 6 years ago
- ☆11Mar 26, 2020Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆39Nov 25, 2019Updated 6 years ago
- sipeed2022_spring_competition☆11Apr 16, 2022Updated 4 years ago
- 🍋: A General Lock following paper "Optimistic Lock Coupling: A Scalable and Efficient General-Purpose Synchronization Method"☆28Aug 31, 2021Updated 4 years ago
- ☆46Jul 20, 2019Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SimplicitTi port for STM32 (latest version http://x89300.codeplex.com/ )☆11Feb 15, 2014Updated 12 years ago
- ☆20Apr 24, 2026Updated 3 weeks ago
- A Rocket-Chip with a Dynamically Randomized LLC☆14Sep 18, 2024Updated last year
- PoC LoongArch - RISC-V emulator☆34Feb 17, 2026Updated 3 months ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 6 years ago
- ☆16Jul 29, 2025Updated 9 months ago
- a simple riscv cpu☆24Dec 2, 2022Updated 3 years ago
- ☆32May 7, 2026Updated 2 weeks ago
- A python REPL and Editor and console based on Qt.☆14Mar 14, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- Simple single-port AXI memory interface☆50Jun 7, 2024Updated last year
- ☆10Dec 28, 2020Updated 5 years ago
- Simple python library for generating your own perfetto traces for your application. Can be used for both app instrumentation and custom …☆26Jun 22, 2025Updated 10 months ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 2 years ago
- SleepPanda, a caring sleep manager☆10May 5, 2023Updated 3 years ago
- Tiny Lander like Lunar Lander for ATTiny85 at 16MHz☆15Apr 14, 2023Updated 3 years ago