A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆56Jul 26, 2022Updated 4 years ago
Alternatives and similar repositories for EveIDE_LIGHT
Users that are interested in EveIDE_LIGHT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Jul 10, 2022Updated 4 years ago
- level:Copper 连接上就会强制弹出钓鱼页面的热点☆12May 30, 2020Updated 6 years ago
- Python sdk for Sipeed Maix-II-Dock(v831). Other board please use https://github.com/sipeed/MaixPy☆172Jan 20, 2024Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆27May 25, 2024Updated 2 years ago
- Collaborative Hardware Description Language☆22Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 4 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆13Mar 12, 2021Updated 5 years ago
- Rust bindings to the CMSIS-DSP library for Cortex-M processors☆23Feb 26, 2026Updated 8 months ago
- A modular full-system emulator written in Rust☆38Jul 24, 2026Updated 3 months ago
- ☆14Oct 19, 2019Updated 7 years ago
- 基于RISC_V32I指令集架构的五级流水CPU☆15Sep 30, 2019Updated 7 years ago
- Embedded Rust's Peripheral Access Crate for BL602 microcontrollers☆19Mar 3, 2024Updated 2 years ago
- A library of IP cores needed for FPGA-based SDR development using RHINO board with SPARTAN-6 xc6slx150t device.☆13Mar 11, 2017Updated 9 years ago
- simple RISC-V 64bit emulator, which can boot linux kernel.☆13Oct 16, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 适用于 Texas Instruments 德州仪器芯片的非侵入式数据可视化实时示波工具☆22Oct 23, 2026Updated 3 weeks ago
- K210 YOLO_V2 FACE DETECTION☆23May 16, 2019Updated 7 years ago
- [TMM'2025] RCNet: Deep Recurrent Collaborative Network for Multi-View Low-Light Image Enhancement☆10Nov 18, 2025Updated 11 months ago
- AXI4 BFM in Verilog☆37Dec 13, 2016Updated 9 years ago
- sipeed2022_spring_competition☆10Apr 16, 2022Updated 4 years ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- 🍋: A General Lock following paper "Optimistic Lock Coupling: A Scalable and Efficient General-Purpose Synchronization Method"☆28Aug 31, 2021Updated 5 years ago
- ☆46Jul 20, 2019Updated 7 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 本项目已迁移至https://github.com/ywz978020607/History☆25Nov 17, 2020Updated 5 years ago
- SimplicitTi port for STM32 (latest version http://x89300.codeplex.com/ )☆11Feb 15, 2014Updated 12 years ago
- a simple riscv cpu☆24Dec 2, 2022Updated 3 years ago
- ☆17Updated this week
- Calculater☆15Dec 27, 2021Updated 4 years ago
- ☆11Mar 26, 2020Updated 6 years ago
- 一个可以根据文字点击响应事件的label -- You can click on a text label in response to events☆11Sep 29, 2016Updated 10 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 8 years ago
- Source of Feitian OpenSK USB Dongle help docs.☆11Jul 5, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 3 years ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 6 years ago
- Tiny Lander like Lunar Lander for ATTiny85 at 16MHz☆15Apr 14, 2023Updated 3 years ago
- PoC LoongArch - RISC-V emulator☆34Feb 17, 2026Updated 8 months ago
- Rust Hardware Abstraction Layer for Bouffalo chips☆26Aug 31, 2026Updated 2 months ago
- OrangePi_CedarX☆35Mar 7, 2017Updated 9 years ago
- Crypto algorithms for use in Canokeys☆14Updated this week
Are these results useful?