A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆56Jul 26, 2022Updated 3 years ago
Alternatives and similar repositories for EveIDE_LIGHT
Users that are interested in EveIDE_LIGHT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- some interpreters with high protability☆17Jul 10, 2022Updated 3 years ago
- Rust Hands-on Guide for Embedded Engineers (MCU)☆44Aug 8, 2025Updated 10 months ago
- Python sdk for Sipeed Maix-II-Dock(v831). Other board please use https://github.com/sipeed/MaixPy☆174Jan 20, 2024Updated 2 years ago
- MCP server, CLI, and Codex/Claude skill for embedded debugging with probe-rs, supporting ARM Cortex-M and RISC-V debug workflows.☆116Jun 24, 2026Updated last week
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Rust bindings to the CMSIS-DSP library for Cortex-M processors☆23Feb 26, 2026Updated 4 months ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Mar 3, 2022Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- 基于RISC_V32I指令集架构的五级流水CPU☆15Sep 30, 2019Updated 6 years ago
- ☆16May 26, 2026Updated last month
- ☆14Oct 19, 2019Updated 6 years ago
- ☆13Dec 22, 2024Updated last year
- Using stereo vision 👀 to identify the obstacles by processing images on a FPGA☆21Feb 8, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- K210 YOLO_V2 FACE DETECTION☆23May 16, 2019Updated 7 years ago
- ☆24Nov 4, 2021Updated 4 years ago
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆39Nov 25, 2019Updated 6 years ago
- sipeed2022_spring_competition☆11Apr 16, 2022Updated 4 years ago
- 本项目已迁移至https://github.com/ywz978020607/History☆25Nov 17, 2020Updated 5 years ago
- ☆46Jul 20, 2019Updated 6 years ago
- DE1SoC VGA and Audio☆10Jan 11, 2017Updated 9 years ago
- ☆20May 30, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Rocket-Chip with a Dynamically Randomized LLC☆14Sep 18, 2024Updated last year
- PoC LoongArch - RISC-V emulator☆34Feb 17, 2026Updated 4 months ago
- ☆10Jul 19, 2017Updated 8 years ago
- OpenCCA: An Open Framework to Enable Arm CCA Research☆22Sep 10, 2025Updated 9 months ago
- ☆16Jul 29, 2025Updated 11 months ago
- a simple riscv cpu☆24Dec 2, 2022Updated 3 years ago
- A python REPL and Editor and console based on Qt.☆14Mar 14, 2026Updated 3 months ago
- Jsmith, a random generator of Java programs☆17Updated this week
- Simple single-port AXI memory interface☆50Jun 7, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆36May 21, 2026Updated last month
- ☆10Dec 28, 2020Updated 5 years ago
- Simple python library for generating your own perfetto traces for your application. Can be used for both app instrumentation and custom …☆26Jun 22, 2025Updated last year
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 2 years ago
- SleepPanda, a caring sleep manager☆10May 5, 2023Updated 3 years ago
- OrangePi_CedarX☆35Mar 7, 2017Updated 9 years ago
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago