A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆56Jul 26, 2022Updated 4 years ago
Alternatives and similar repositories for EveIDE_LIGHT
Users that are interested in EveIDE_LIGHT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rust Hands-on Guide for Embedded Engineers (MCU)☆49Aug 8, 2025Updated last year
- level:Copper 连接上就会强制弹出钓鱼页面的热点☆12May 30, 2020Updated 6 years ago
- Python sdk for Sipeed Maix-II-Dock(v831). Other board please use https://github.com/sipeed/MaixPy☆172Jan 20, 2024Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆27May 25, 2024Updated 2 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆20Aug 10, 2020Updated 6 years ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆21Mar 3, 2022Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆12Mar 12, 2021Updated 5 years ago
- Rust bindings to the CMSIS-DSP library for Cortex-M processors☆23Feb 26, 2026Updated 6 months ago
- ☆14Oct 19, 2019Updated 6 years ago
- ☆14Dec 22, 2024Updated last year
- AXI4 BFM in Verilog☆37Dec 13, 2016Updated 9 years ago
- Using stereo vision 👀 to identify the obstacles by processing images on a FPGA☆23Feb 8, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- K210 YOLO_V2 FACE DETECTION☆23May 16, 2019Updated 7 years ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- ☆24Nov 4, 2021Updated 4 years ago
- ☆11Mar 26, 2020Updated 6 years ago
- sipeed2022_spring_competition☆10Apr 16, 2022Updated 4 years ago
- 🍋: A General Lock following paper "Optimistic Lock Coupling: A Scalable and Efficient General-Purpose Synchronization Method"☆28Aug 31, 2021Updated 5 years ago
- ☆46Jul 20, 2019Updated 7 years ago
- DE1SoC VGA and Audio☆10Jan 11, 2017Updated 9 years ago
- SimplicitTi port for STM32 (latest version http://x89300.codeplex.com/ )☆11Feb 15, 2014Updated 12 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SleepPanda, a caring sleep manager☆10May 5, 2023Updated 3 years ago
- ☆10Jul 19, 2017Updated 9 years ago
- Rust Hardware Abstraction Layer for Bouffalo chips☆25Aug 31, 2026Updated 3 weeks ago
- PoC LoongArch - RISC-V emulator☆34Feb 17, 2026Updated 7 months ago
- ☆16Jul 29, 2025Updated last year
- Source of Feitian OpenSK USB Dongle help docs.☆11Jul 5, 2022Updated 4 years ago
- 本项目已迁移至https://github.com/ywz978020607/History☆25Nov 17, 2020Updated 5 years ago
- A python REPL and Editor and console based on Qt.☆14Updated this week
- Implementation of the paper "Fair Clustering Through Fairlets" by Chierichetti et al. (NIPS 2017)☆11Nov 29, 2019Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- a simple riscv cpu☆24Dec 2, 2022Updated 3 years ago
- 一个可以根据文字点击响应事件的label -- You can click on a text label in response to events☆11Sep 29, 2016Updated 9 years ago
- ☆37May 21, 2026Updated 4 months ago
- ☆17Updated this week
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- Simple single-port AXI memory interface☆51Jun 7, 2024Updated 2 years ago
- ☆10Dec 28, 2020Updated 5 years ago