Adancurusul / EveIDE_LIGHT
A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆52Updated 2 years ago
Alternatives and similar repositories for EveIDE_LIGHT:
Users that are interested in EveIDE_LIGHT are comparing it to the libraries listed below
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆60Updated 2 years ago
- ☆62Updated 2 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆51Updated 8 months ago
- ☆14Updated 5 years ago
- 8051 core☆103Updated 10 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆63Updated 2 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- 用于xilinx平台的简易自制下载器。☆95Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- fpga based nes box☆29Updated 3 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆34Updated 3 years ago
- ☆64Updated 2 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆97Updated 6 months ago
- Cortex M0 based SoC☆71Updated 3 years ago
- TangPrimer-20K-example project☆193Updated 5 months ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- a simple FPGA xdma demo based Memblaze☆16Updated last year
- 国产VU13P加速卡资料☆67Updated 2 weeks ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 9 months ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆111Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆178Updated last year
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆171Updated 5 years ago
- ☆36Updated 6 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆36Updated 3 years ago
- Peripheral Interface of FPGA☆34Updated 3 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆170Updated last year
- 一个FPGA核心板设计,体积小、低成本、易用、扩展性强。☆82Updated last year