A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆56Jul 26, 2022Updated 3 years ago
Alternatives and similar repositories for EveIDE_LIGHT
Users that are interested in EveIDE_LIGHT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- some interpreters with high protability☆17Jul 10, 2022Updated 4 years ago
- Rust Hands-on Guide for Embedded Engineers (MCU)☆44Aug 8, 2025Updated 11 months ago
- level:Copper 连接上就会强制弹出钓鱼页面的热点☆12May 30, 2020Updated 6 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Coffer is a RISC-V trusted execution environment developed in Rust.☆21Mar 3, 2022Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- Rust bindings to the CMSIS-DSP library for Cortex-M processors☆23Feb 26, 2026Updated 4 months ago
- ☆14Oct 19, 2019Updated 6 years ago
- ☆13Dec 22, 2024Updated last year
- AXI4 BFM in Verilog☆37Dec 13, 2016Updated 9 years ago
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 5 years ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆24Nov 4, 2021Updated 4 years ago
- sipeed2022_spring_competition☆11Apr 16, 2022Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆39Nov 25, 2019Updated 6 years ago
- ☆46Jul 20, 2019Updated 7 years ago
- SimplicitTi port for STM32 (latest version http://x89300.codeplex.com/ )☆11Feb 15, 2014Updated 12 years ago
- SleepPanda, a caring sleep manager☆10May 5, 2023Updated 3 years ago
- ☆14May 4, 2026Updated 2 months ago
- PoC LoongArch - RISC-V emulator☆34Feb 17, 2026Updated 5 months ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆16Jul 29, 2025Updated 11 months ago
- Source of Feitian OpenSK USB Dongle help docs.☆12Jul 5, 2022Updated 4 years ago
- 本项目已迁移至https://github.com/ywz978020607/History☆25Nov 17, 2020Updated 5 years ago
- A python REPL and Editor and console based on Qt.☆14Mar 14, 2026Updated 4 months ago
- ☆36May 21, 2026Updated 2 months ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- ☆17Updated this week
- Simple single-port AXI memory interface☆50Jun 7, 2024Updated 2 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆35Nov 26, 2017Updated 8 years ago
- Tiny Lander like Lunar Lander for ATTiny85 at 16MHz☆15Apr 14, 2023Updated 3 years ago
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- ☆26Aug 10, 2023Updated 2 years ago
- OrangePi_CedarX☆35Mar 7, 2017Updated 9 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 3 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago