Adancurusul / EveIDE_LIGHTLinks
A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆52Updated 2 years ago
Alternatives and similar repositories for EveIDE_LIGHT
Users that are interested in EveIDE_LIGHT are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- 8051 core☆107Updated 11 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆122Updated 2 years ago
- ☆14Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆58Updated last year
- ☆64Updated 6 months ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- ☆40Updated 4 years ago
- A module for TBT3☆36Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- SPI-Flash XIP Interface (Verilog)☆39Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- sipeed2022_spring_competition☆11Updated 3 years ago
- OpenFPGA ICE40UP5K☆33Updated 4 years ago
- fpga based nes box☆31Updated 3 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆79Updated 5 years ago
- 国产VU13P加速卡资料☆74Updated 4 months ago
- Linux0.11 with MMU for K210(RISC-V) Version☆90Updated 5 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- a simple FPGA xdma demo based Memblaze☆17Updated 2 years ago
- The project includes codes, specification, presentation and other information.☆26Updated 4 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆28Updated 5 years ago
- Yet another free 8051 FPGA core☆35Updated 6 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- 一个FPGA核心板设计,体积小、低成本、易用、扩展性强。☆84Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆24Updated 2 years ago
- 使用 VSCode 舒适地开发 Verilog☆33Updated 4 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆185Updated 5 years ago