Adancurusul / EveIDE_LIGHTLinks
A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆54Updated 3 years ago
Alternatives and similar repositories for EveIDE_LIGHT
Users that are interested in EveIDE_LIGHT are comparing it to the libraries listed below
Sorting:
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆65Updated 2 years ago
- ☆14Updated 5 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- The GNU MCU Eclipse RISC-V Embedded GCC☆79Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆71Updated last year
- 8051 core☆107Updated 11 years ago
- ☆64Updated 8 months ago
- RV64GC Linux Capable RISC-V Core☆34Updated 2 weeks ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- DEPRECATED: Please update to risc-none-elf-gcc-xpack☆124Updated 2 years ago
- ☆40Updated 5 years ago
- LicheeTang 蜂鸟E203 Core☆198Updated 6 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆83Updated 3 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Nuclei RISC-V Software Development Kit☆146Updated this week
- OpenXuantie - OpenE906 Core☆140Updated last year
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- Nuclei Board Labs☆61Updated last year
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆188Updated 5 years ago
- riscv资料、论文等☆143Updated 6 years ago
- ☆64Updated 3 years ago
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆125Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆110Updated 3 years ago
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆12Updated 6 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- 国产VU13P加速卡资料☆77Updated 6 months ago
- OpenXuantie - OpenE902 Core☆156Updated last year