Adancurusul / EveIDE_LIGHTLinks
A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆52Updated 2 years ago
Alternatives and similar repositories for EveIDE_LIGHT
Users that are interested in EveIDE_LIGHT are comparing it to the libraries listed below
Sorting:
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- ☆64Updated 5 months ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆57Updated 11 months ago
- 用于xilinx平台的简易自制下载器。☆93Updated 4 years ago
- fpga based nes box☆31Updated 3 years ago
- ☆14Updated 5 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆121Updated 2 years ago
- 8051 core☆107Updated 10 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- The project includes codes, specification, presentation and other information.☆26Updated 4 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆25Updated last week
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆14Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- 国产VU13P加速卡资料☆73Updated 3 months ago
- Cortex M0 based SoC☆73Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- a simple FPGA xdma demo based Memblaze☆16Updated 2 years ago
- ☆40Updated 4 years ago
- A module for TBT3☆35Updated last year
- ☆64Updated 2 years ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆80Updated 3 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆102Updated 9 months ago
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆114Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆23Updated 2 years ago
- ☆19Updated 3 years ago