Adancurusul / EveIDE_LIGHTLinks
A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆52Updated 3 years ago
Alternatives and similar repositories for EveIDE_LIGHT
Users that are interested in EveIDE_LIGHT are comparing it to the libraries listed below
Sorting:
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- ☆64Updated 6 months ago
- 8051 core☆106Updated 11 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- ☆14Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆122Updated 2 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆79Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆64Updated last year
- ☆40Updated 5 years ago
- 国产VU13P加速卡资料☆76Updated 4 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- Scale-able EDA for FPGA, Verilog/Vivado/Quartus and more☆38Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆187Updated 5 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- ☆64Updated 2 years ago
- fpga based nes box☆32Updated 3 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆26Updated 2 years ago
- 一个FPGA核心板设计,体积小、低成本、易用、扩展性强。☆85Updated last year
- USB 2.0 Device IP Core☆68Updated 7 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- LicheeTang 蜂鸟E203 Core☆197Updated 6 years ago
- OpenXuantie - OpenE902 Core☆153Updated last year
- a simple FPGA xdma demo based Memblaze☆17Updated 2 years ago
- ☆36Updated 6 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆51Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year