A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆56Jul 26, 2022Updated 4 years ago
Alternatives and similar repositories for EveIDE_LIGHT
Users that are interested in EveIDE_LIGHT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- some interpreters with high protability☆17Jul 10, 2022Updated 4 years ago
- Rust Hands-on Guide for Embedded Engineers (MCU)☆49Aug 8, 2025Updated last year
- level:Copper 连接上就会强制弹出钓鱼页面的热点☆12May 30, 2020Updated 6 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 4 years ago
- ☆19Aug 10, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Coffer is a RISC-V trusted execution environment developed in Rust.☆21Mar 3, 2022Updated 4 years ago
- A modular full-system emulator written in Rust☆35Jul 24, 2026Updated last month
- 基于RISC_V32I指令集架构的五级流水CPU☆15Sep 30, 2019Updated 6 years ago
- ☆14Oct 19, 2019Updated 6 years ago
- ☆14Dec 22, 2024Updated last year
- AXI4 BFM in Verilog☆37Dec 13, 2016Updated 9 years ago
- Using stereo vision 👀 to identify the obstacles by processing images on a FPGA☆23Feb 8, 2023Updated 3 years ago
- K210 YOLO_V2 FACE DETECTION☆23May 16, 2019Updated 7 years ago
- Redesigned hardware of adamgreig's fpga/flash programmer☆22Apr 20, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 5 years ago
- ☆24Nov 4, 2021Updated 4 years ago
- sipeed2022_spring_competition☆10Apr 16, 2022Updated 4 years ago
- 🍋: A General Lock following paper "Optimistic Lock Coupling: A Scalable and Efficient General-Purpose Synchronization Method"☆28Aug 31, 2021Updated 5 years ago
- DE1SoC VGA and Audio☆10Jan 11, 2017Updated 9 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- SimplicitTi port for STM32 (latest version http://x89300.codeplex.com/ )☆11Feb 15, 2014Updated 12 years ago
- SleepPanda, a caring sleep manager☆10May 5, 2023Updated 3 years ago
- ☆10Jul 19, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Rust Hardware Abstraction Layer for Bouffalo chips☆25Updated this week
- PoC LoongArch - RISC-V emulator☆34Feb 17, 2026Updated 6 months ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 6 years ago
- ☆16Jul 29, 2025Updated last year
- Intelligent Data Analysis☆12Jul 24, 2018Updated 8 years ago
- Source of Feitian OpenSK USB Dongle help docs.☆11Jul 5, 2022Updated 4 years ago
- Implementation of the paper "Fair Clustering Through Fairlets" by Chierichetti et al. (NIPS 2017)☆11Nov 29, 2019Updated 6 years ago
- a simple riscv cpu☆24Dec 2, 2022Updated 3 years ago
- ☆37May 21, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆17Updated this week
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 2 years ago
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆37Nov 26, 2017Updated 8 years ago
- ☆26Aug 10, 2023Updated 3 years ago
- ArduBaby is the half size Arduboy with serial flash that can store 500 games for playing on the road. This Github stores the schematics a…☆12Jan 3, 2020Updated 6 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 3 years ago