Adancurusul / EveIDE_LIGHTLinks
A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆54Updated 3 years ago
Alternatives and similar repositories for EveIDE_LIGHT
Users that are interested in EveIDE_LIGHT are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Updated 2 years ago
- ☆64Updated 10 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆72Updated 2 years ago
- 8051 core☆109Updated 11 years ago
- ☆14Updated 6 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- ☆39Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆80Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆44Updated 2 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆78Updated 6 years ago
- LicheeTang 蜂鸟E203 Core☆199Updated 6 years ago
- fpga based nes box☆32Updated 4 years ago
- RV64GC Linux Capable RISC-V Core☆43Updated last month
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- Scale-able EDA for FPGA, Verilog/Vivado/Quartus and more☆40Updated last year
- DEPRECATED: Please update to risc-none-elf-gcc-xpack☆125Updated 2 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆86Updated 3 years ago
- ☆64Updated 3 years ago
- OpenFPGA ICE40UP5K☆35Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆113Updated last year
- sipeed2022_spring_competition☆11Updated 3 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- OpenXuantie - OpenE906 Core☆144Updated last year
- 国产VU13P加速卡资料☆79Updated 8 months ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆196Updated 6 years ago
- 一个FPGA核心板设计,体积小、低成本、易用、扩展性强。☆88Updated 2 years ago
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆129Updated 2 years ago