A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆55Jul 26, 2022Updated 3 years ago
Alternatives and similar repositories for EveIDE_LIGHT
Users that are interested in EveIDE_LIGHT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- some interpreters with high protability☆17Jul 10, 2022Updated 3 years ago
- Rust Hands-on Guide for Embedded Engineers (MCU)☆41Aug 8, 2025Updated 7 months ago
- Python sdk for Sipeed Maix-II-Dock(v831). Other board please use https://github.com/sipeed/MaixPy☆174Jan 20, 2024Updated 2 years ago
- A Model Context Protocol server for embedded debugging with probe-rs - supports ARM Cortex-M, RISC-V debugging via J-Link, ST-Link, and m…☆60Aug 6, 2025Updated 7 months ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- ☆14Oct 19, 2019Updated 6 years ago
- ☆12Dec 22, 2024Updated last year
- AXI4 BFM in Verilog☆36Dec 13, 2016Updated 9 years ago
- K210 YOLO_V2 FACE DETECTION☆23May 16, 2019Updated 6 years ago
- ☆24Nov 4, 2021Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 10 months ago
- ☆16Updated this week
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- Redesigned hardware of adamgreig's fpga/flash programmer☆22Apr 20, 2020Updated 5 years ago
- ☆11Mar 26, 2020Updated 6 years ago
- sipeed2022_spring_competition☆11Apr 16, 2022Updated 3 years ago
- 本项目已迁移至https://github.com/ywz978020607/History☆25Nov 17, 2020Updated 5 years ago
- ☆46Jul 20, 2019Updated 6 years ago
- ☆10Jul 19, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Rust Hardware Abstraction Layer for Bouffalo chips☆23Sep 27, 2025Updated 6 months ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 5 years ago
- OpenCCA: An Open Framework to Enable Arm CCA Research☆21Sep 10, 2025Updated 6 months ago
- A python REPL and Editor and console based on Qt.☆14Mar 14, 2026Updated 2 weeks ago
- ☆32Jan 21, 2026Updated 2 months ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- Jsmith, a random generator of Java programs☆15Mar 11, 2026Updated 2 weeks ago
- Simple single-port AXI memory interface☆49Jun 7, 2024Updated last year
- ☆10Dec 28, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Oct 3, 2023Updated 2 years ago
- Tiny Lander like Lunar Lander for ATTiny85 at 16MHz☆15Apr 14, 2023Updated 2 years ago
- Side-channel Analysis☆19May 17, 2022Updated 3 years ago
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- Notes for Database Principles Course☆14May 25, 2018Updated 7 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆27Jan 6, 2023Updated 3 years ago
- Modern co-simulation framework for RISC-V CPUs☆174Mar 23, 2026Updated last week