Adancurusul / EveIDE_LIGHTLinks
A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆52Updated 2 years ago
Alternatives and similar repositories for EveIDE_LIGHT
Users that are interested in EveIDE_LIGHT are comparing it to the libraries listed below
Sorting:
- ☆64Updated 4 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- 用于xilinx平台的简易自制下载器。☆94Updated 4 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- ☆14Updated 5 years ago
- Cortex M0 based SoC☆73Updated 3 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- fpga based nes box☆31Updated 3 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- ☆64Updated 2 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆25Updated 2 weeks ago
- ☆40Updated 4 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- 使用 VSCode 舒适地开发 Verilog☆32Updated 4 years ago
- 国产VU13P加速卡资料☆73Updated 2 months ago
- A classic five stage pipelined processor☆13Updated last year
- This is xc7z020clg400 FPGA hardware core board design☆50Updated last year
- 8051 core☆107Updated 10 years ago
- ☆64Updated last month
- A wonderful graphic library(Littlevgl) in zynq-7020 with an LCD driver☆15Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- AX7020 board is widely used in security monitoring, automotive electronics, machine vision, intelligent manufacturing, video and audio ac…☆21Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆136Updated 11 months ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 3 years ago
- OpenXuantie - OpenE902 Core☆147Updated 11 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆11Updated 3 weeks ago