A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆54Jul 26, 2022Updated 3 years ago
Alternatives and similar repositories for EveIDE_LIGHT
Users that are interested in EveIDE_LIGHT are comparing it to the libraries listed below
Sorting:
- some interpreters with high protability☆17Jul 10, 2022Updated 3 years ago
- ☆10Jul 10, 2022Updated 3 years ago
- Rust Hands-on Guide for Embedded Engineers (MCU)☆40Aug 8, 2025Updated 7 months ago
- A Model Context Protocol server for embedded debugging with probe-rs - supports ARM Cortex-M, RISC-V debugging via J-Link, ST-Link, and m…☆47Aug 6, 2025Updated 7 months ago
- level:Copper 连接上就会强制弹出钓鱼页面的热点☆12May 30, 2020Updated 5 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- Rust bindings to the CMSIS-DSP library for Cortex-M processors☆22Feb 26, 2026Updated last week
- sipeed2022_spring_competition☆11Apr 16, 2022Updated 3 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- ☆14Oct 19, 2019Updated 6 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆26Dec 5, 2024Updated last year
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Mar 3, 2022Updated 4 years ago
- Rust Hardware Abstraction Layer for Bouffalo chips☆23Sep 27, 2025Updated 5 months ago
- ☆24Nov 4, 2021Updated 4 years ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- Redesigned hardware of adamgreig's fpga/flash programmer☆22Apr 20, 2020Updated 5 years ago
- VCD visualizer: view your waveforms in ASCII format, or export them to TikZ figures.☆32Nov 2, 2025Updated 4 months ago
- ☆32Jan 21, 2026Updated last month
- 🍋: A General Lock following paper "Optimistic Lock Coupling: A Scalable and Efficient General-Purpose Synchronization Method"☆28Aug 31, 2021Updated 4 years ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Oct 3, 2023Updated 2 years ago
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- ☆30Dec 8, 2019Updated 6 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆33Sep 7, 2017Updated 8 years ago
- AXI4 BFM in Verilog☆36Dec 13, 2016Updated 9 years ago
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week
- A mini development environment for developing and troubleshooting the Cypress PSoC Digital Filter Block☆11Mar 23, 2020Updated 5 years ago
- Kernel Playground - A playground to run large scale experiments on the Linux Kernel☆17Nov 8, 2025Updated 4 months ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- 基于RDK系列开发板的yolov5工具库。The yolov5 tool library is based on the RDK series development board.☆10Oct 31, 2024Updated last year
- Implementation of the paper "Fair Clustering Through Fairlets" by Chierichetti et al. (NIPS 2017)☆11Nov 29, 2019Updated 6 years ago
- ☆13Dec 2, 2025Updated 3 months ago
- CKLink_Lite☆11Oct 18, 2021Updated 4 years ago
- 📖 Webduino example collections☆10Sep 17, 2021Updated 4 years ago
- USB accessory with pyusb☆15Mar 31, 2014Updated 11 years ago
- Official implementation of ECCV 2024 paper: "Event-based Mosaicing Bundle Adjustment"☆12Mar 12, 2025Updated 11 months ago
- Rust library for the i.MX RT1062 chip cound in the Teensy 4.0☆10Sep 10, 2019Updated 6 years ago
- more lightweight remote calling Python on jupyter.☆10Dec 2, 2022Updated 3 years ago
- Silicon Labs Wi-SUN Linux border router Docker container☆15Feb 6, 2023Updated 3 years ago