A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆56Jul 26, 2022Updated 4 years ago
Alternatives and similar repositories for EveIDE_LIGHT
Users that are interested in EveIDE_LIGHT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Jul 10, 2022Updated 4 years ago
- level:Copper 连接上就会强制弹出钓鱼页面的热点☆12May 30, 2020Updated 6 years ago
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 4 years ago
- ☆19Aug 10, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- 基于RISC_V32I指令集架构的五级流水CPU☆15Sep 30, 2019Updated 6 years ago
- ☆14Oct 19, 2019Updated 6 years ago
- AXI4 BFM in Verilog☆37Dec 13, 2016Updated 9 years ago
- Using stereo vision 👀 to identify the obstacles by processing images on a FPGA☆22Feb 8, 2023Updated 3 years ago
- K210 YOLO_V2 FACE DETECTION☆23May 16, 2019Updated 7 years ago
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 5 years ago
- Redesigned hardware of adamgreig's fpga/flash programmer☆22Apr 20, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆24Nov 4, 2021Updated 4 years ago
- ☆11Mar 26, 2020Updated 6 years ago
- sipeed2022_spring_competition☆10Apr 16, 2022Updated 4 years ago
- Designed to improve some structures to achieve better performance, and learn the algorithms used in the pupper project.☆99Jun 6, 2021Updated 5 years ago
- 🍋: A General Lock following paper "Optimistic Lock Coupling: A Scalable and Efficient General-Purpose Synchronization Method"☆28Aug 31, 2021Updated 4 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- ☆10Jul 19, 2017Updated 9 years ago
- PoC LoongArch - RISC-V emulator☆34Feb 17, 2026Updated 5 months ago
- ☆16Jul 29, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Intelligent Data Analysis☆12Jul 24, 2018Updated 8 years ago
- 本项目已迁移至https://github.com/ywz978020607/History☆25Nov 17, 2020Updated 5 years ago
- a simple riscv cpu☆24Dec 2, 2022Updated 3 years ago
- 一个可以根据文字点击响应事件的label -- You can click on a text label in response to events☆11Sep 29, 2016Updated 9 years ago
- ☆36May 21, 2026Updated 2 months ago
- ☆17Jul 21, 2026Updated 3 weeks ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- Simple single-port AXI memory interface☆51Jun 7, 2024Updated 2 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 2 years ago
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆37Nov 26, 2017Updated 8 years ago
- Tiny Lander like Lunar Lander for ATTiny85 at 16MHz☆15Apr 14, 2023Updated 3 years ago
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- ☆26Aug 10, 2023Updated 3 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 3 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 6 years ago