A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆56Jul 26, 2022Updated 4 years ago
Alternatives and similar repositories for EveIDE_LIGHT
Users that are interested in EveIDE_LIGHT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Jul 10, 2022Updated 4 years ago
- "aura" my super-scalar O3 cpu core☆27May 25, 2024Updated 2 years ago
- ☆20Aug 10, 2020Updated 6 years ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆21Mar 3, 2022Updated 4 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆13Mar 12, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆14Oct 19, 2019Updated 6 years ago
- ☆14Dec 22, 2024Updated last year
- AXI4 BFM in Verilog☆37Dec 13, 2016Updated 9 years ago
- K210 YOLO_V2 FACE DETECTION☆23May 16, 2019Updated 7 years ago
- Using stereo vision 👀 to identify the obstacles by processing images on a FPGA☆25Feb 8, 2023Updated 3 years ago
- Redesigned hardware of adamgreig's fpga/flash programmer☆22Apr 20, 2020Updated 6 years ago
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 5 years ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- ☆24Nov 4, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- sipeed2022_spring_competition☆10Apr 16, 2022Updated 4 years ago
- Designed to improve some structures to achieve better performance, and learn the algorithms used in the pupper project.☆99Jun 6, 2021Updated 5 years ago
- 🍋: A General Lock following paper "Optimistic Lock Coupling: A Scalable and Efficient General-Purpose Synchronization Method"☆28Aug 31, 2021Updated 5 years ago
- SimplicitTi port for STM32 (latest version http://x89300.codeplex.com/ )☆11Feb 15, 2014Updated 12 years ago
- PoC LoongArch - RISC-V emulator☆34Feb 17, 2026Updated 7 months ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 6 years ago
- ☆16Jul 29, 2025Updated last year
- Intelligent Data Analysis☆12Jul 24, 2018Updated 8 years ago
- Source of Feitian OpenSK USB Dongle help docs.☆11Jul 5, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- a simple riscv cpu☆24Dec 2, 2022Updated 3 years ago
- 一个可以根据文字点击响应事件的label -- You can click on a text label in response to events☆11Sep 29, 2016Updated 10 years ago
- ☆37Oct 5, 2026Updated last week
- ☆17Oct 8, 2026Updated last week
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- Simple single-port AXI memory interface☆51Jun 7, 2024Updated 2 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 3 years ago
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆37Nov 26, 2017Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- ☆26Aug 10, 2023Updated 3 years ago
- ArduBaby is the half size Arduboy with serial flash that can store 500 games for playing on the road. This Github stores the schematics a…☆12Jan 3, 2020Updated 6 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 3 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 7 years ago
- Modern co-simulation framework for RISC-V CPUs☆188Updated this week
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago