Adancurusul / EveIDE_LIGHT
A lightweight IDE that supports verilog simulation and RISC-V code compilation
☆52Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for EveIDE_LIGHT
- ☆14Updated 5 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆54Updated last year
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆20Updated last year
- ☆61Updated 3 weeks ago
- ☆39Updated 4 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆62Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆107Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆99Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆66Updated 3 years ago
- ☆63Updated 2 years ago
- 用于xilinx平台的简易自制下载器。☆89Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆22Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆35Updated 4 months ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆123Updated 5 years ago
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆10Updated 5 years ago
- ☆35Updated 6 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆20Updated 4 years ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆52Updated 10 months ago
- 8051 core☆98Updated 10 years ago
- Cortex M0 based SoC☆70Updated 3 years ago
- 国产VU13P加速卡资料☆58Updated 6 months ago
- This is xc7z020clg400 FPGA hardware core board design☆26Updated last year
- A module for TBT3☆30Updated 10 months ago
- a simple FPGA xdma demo based Memblaze☆14Updated last year
- A MCU implementation based PODES-M0O☆18Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆113Updated last year
- Nuclei Board Labs☆52Updated 10 months ago
- 使用 VSCode 舒适地开发 Verilog☆28Updated 4 years ago