Alternatives and similar repositories for fpga-docker:

Users that are interested in fpga-docker are comparing it to the libraries listed below

• davidthings / tinyfpga_bx_usbserial
  USB Serial on the TinyFPGA BX
  ☆136Updated 3 years ago
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆87Updated 6 months ago
• blackmesalabs / hyperram
  Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC
  ☆85Updated 6 years ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆75Updated 2 years ago
• ldoolitt / vhd2vl
  ☆129Updated 3 months ago
• hdl-util / sdram-controller
  Generic FPGA SDRAM controller, originally made for AS4C4M16SA
  ☆79Updated 4 years ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆113Updated last year
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆112Updated 5 months ago
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆166Updated last year
• mattvenn / basic-ecp5-pcb
  Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs
  ☆105Updated 3 years ago
• no2fpga / no2usb
  Nitro USB FPGA core
  ☆84Updated last year
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆175Updated this week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆183Updated 3 weeks ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆229Updated 5 months ago
• MJoergen / HyperRAM
  Portable HyperRAM controller
  ☆54Updated 3 months ago
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆72Updated this week
• enjoy-digital / litescope
  Small footprint and configurable embedded FPGA logic analyzer
  ☆173Updated last month
• pieter3d / simview
  ☆77Updated last year
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆39Updated last month
• Ravenslofty / mistral
  Cyclone V bitstream reverse-engineering project
  ☆118Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆129Updated 2 months ago
• fjullien / migen_litex_tutorials
  ☆107Updated 2 years ago
• emard / ulx3s-misc
  Miscellaneous ULX3S examples (advanced)
  ☆77Updated 3 weeks ago
• f4pga / prjuray
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆75Updated 3 years ago
• openXC7 / demo-projects
  Demo projects for various Kintex FPGA boards
  ☆51Updated 10 months ago
• colognechip / gatemate_ila
  The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …
  ☆50Updated 2 months ago
• ultraembedded / core_usb_host
  Basic USB 1.1 Host Controller for small FPGAs
  ☆89Updated 4 years ago
• ZipCPU / wbscope
  A wishbone controlled scope for FPGA's
  ☆77Updated last year
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆48Updated 3 weeks ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆111Updated last year