Alternatives and similar repositories for mojo-v

Users that are interested in mojo-v are comparing it to the libraries listed below

• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆113Updated 2 months ago
• zeroasiccorp / wildebeest
  RTL logic synthesis
  ☆117Updated last month
• mosscomp / moss
  A computer for human beings.
  ☆47Updated last year
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆54Updated last week
• litex-hub / linux-on-litex-rocket
  Run 64-bit Linux on LiteX + RocketChip
  ☆204Updated last month
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆65Updated this week
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆154Updated 2 weeks ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆142Updated 7 months ago
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆205Updated 2 months ago
• chipsalliance / t1
  ☆300Updated this week
• olofk / corescore
  CoreScore
  ☆167Updated this week
• adamwalker / fpga-kvs
  A networked FPGA key-value store written in Clash
  ☆29Updated last year
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆108Updated 2 months ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆138Updated 2 years ago
• olofk / qerv
  ☆18Updated 6 months ago
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆76Updated 11 months ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆195Updated 2 weeks ago
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆218Updated 3 weeks ago
• aignacio / mpsoc_example
  ☆60Updated 4 years ago
• olofk / vidbo
  Virtual Development Board
  ☆64Updated 3 years ago
• stnolting / fpga_puf
  Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
  ☆135Updated 3 years ago
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆62Updated 6 months ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆90Updated last month
• SparcLab / OpenSERDES
  Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
  ☆255Updated 3 years ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆226Updated last year
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆62Updated last year
• tenstorrent / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆11Updated 3 weeks ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆103Updated 4 years ago