Mojo-V: A RISC-V instruction set extension for privacy-oriented programming. Mojo-V allows programmers to write software that computes on data that no software or person can see, except the data owner. Mojo-V implements this novel form of secret computation using simple extensions to a RISC-V CPU.
☆151Aug 12, 2026Updated last month
Alternatives and similar repositories for mojo-v
Users that are interested in mojo-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated 3 weeks ago
- Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for embedded RISC-V systems with focus on a …☆219Updated this week
- Spectre V1 Proof-of-Concept Attack in the Rust Language☆30Apr 3, 2025Updated last year
- ☆36Mar 31, 2025Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆64Sep 28, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V Security HC admin repo☆17Jan 7, 2025Updated last year
- C++ HDL (Hardware Description Language)☆50Updated this week
- RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.☆15Aug 12, 2026Updated last month
- ☆27Apr 14, 2026Updated 5 months ago
- Fuzz everything! Now let's fuzz chip!☆46Jun 5, 2026Updated 4 months ago
- Post-Silicon Validation Tool based on REVERSI☆12Dec 10, 2025Updated 9 months ago
- OpenMZ, a security kernel for RISC-V targeting secure coprocessors and secure embedded systems.☆14Jun 26, 2020Updated 6 years ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- A runtime DSL parser generator for python.☆18May 17, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 指纹识别测温系统物联网Web项目☆10Apr 23, 2023Updated 3 years ago
- A set of tools that automate the execution of scarab simulations☆19Oct 2, 2026Updated last week
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Updated this week
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- Marvelous RISC-V Operating System, by donaldsebleung☆22Oct 15, 2022Updated 3 years ago
- Unit tests generator for RVV 1.0☆118May 25, 2026Updated 4 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆21Jun 25, 2026Updated 3 months ago
- ☆22Dec 27, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- Digital logic benchmark suite☆88Sep 28, 2026Updated last week
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Play DOOM in modern terminals with Kitty Graphics Protocol☆51Sep 11, 2026Updated 3 weeks ago
- ☆19Dec 15, 2023Updated 2 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 5 years ago
- Functional-style Programming in C++14☆17Oct 2, 2014Updated 12 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Experimental package manager for 9front☆14Aug 26, 2019Updated 7 years ago
- RISC-V IOMMU Specification☆170Oct 1, 2026Updated last week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆151Aug 26, 2026Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆175Updated this week
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆23Nov 23, 2023Updated 2 years ago
- Columnar database on SSD NVMe☆15Apr 14, 2021Updated 5 years ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆62Jul 25, 2026Updated 2 months ago