Mojo-V: A RISC-V instruction set extension for privacy-oriented programming. Mojo-V allows programmers to write software that computes on data that no software or person can see, except the data owner. Mojo-V implements this novel form of secret computation using simple extensions to a RISC-V CPU.
☆151Aug 12, 2026Updated 2 weeks ago
Alternatives and similar repositories for mojo-v
Users that are interested in mojo-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for embedded RISC-V systems with focus on a …☆213Aug 21, 2026Updated last week
- Spectre V1 Proof-of-Concept Attack in the Rust Language☆30Apr 3, 2025Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆64Jun 18, 2026Updated 2 months ago
- CHERI-enabled secure enclave that can be integrated as a subsytem on a system on chip.☆35Aug 18, 2026Updated last week
- RISC-V Security HC admin repo☆17Jan 7, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- C++ HDL (Hardware Description Language)☆48Updated this week
- RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.☆15Aug 12, 2026Updated 2 weeks ago
- Post-Silicon Validation Tool based on REVERSI☆11Dec 10, 2025Updated 8 months ago
- ☆27Apr 14, 2026Updated 4 months ago
- Fuzz everything! Now let's fuzz chip!☆45Jun 5, 2026Updated 2 months ago
- OpenMZ, a security kernel for RISC-V targeting secure coprocessors and secure embedded systems.☆14Jun 26, 2020Updated 6 years ago
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 3 years ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆227Jun 5, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- A runtime DSL parser generator for python.☆18May 17, 2016Updated 10 years ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Aug 23, 2026Updated last week
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- Marvelous RISC-V Operating System, by donaldsebleung☆22Oct 15, 2022Updated 3 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆19Jun 25, 2026Updated 2 months ago
- ☆22Dec 27, 2024Updated last year
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆144Aug 30, 2024Updated 2 years ago
- Play DOOM in modern terminals with Kitty Graphics Protocol☆49Dec 9, 2025Updated 8 months ago
- ☆19Dec 15, 2023Updated 2 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 5 years ago
- Functional-style Programming in C++14☆17Oct 2, 2014Updated 11 years ago
- Tutorial on how to run OP-TEE on the Raspberry Pi 5.☆25Nov 3, 2025Updated 9 months ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆30Sep 2, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ET Accelerator Firmware and Runtime☆49Jul 17, 2026Updated last month
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 5 years ago
- RISC-V IOMMU Specification☆169Aug 2, 2026Updated 3 weeks ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆150Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆167Updated this week
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆23Nov 23, 2023Updated 2 years ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆61Jul 25, 2026Updated last month