Mojo-V: A RISC-V instruction set extension for privacy-oriented programming. Mojo-V allows programmers to write software that computes on data that no software or person can see, except the data owner. Mojo-V implements this novel form of secret computation using simple extensions to a RISC-V CPU.
☆151Aug 12, 2026Updated last month
Alternatives and similar repositories for mojo-v
Users that are interested in mojo-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last week
- Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for embedded RISC-V systems with focus on a …☆216Updated this week
- Spectre V1 Proof-of-Concept Attack in the Rust Language☆30Apr 3, 2025Updated last year
- ☆36Mar 31, 2025Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆64Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CHERI-enabled secure enclave that can be integrated as a subsytem on a system on chip.☆38Updated this week
- RISC-V Security HC admin repo☆17Jan 7, 2025Updated last year
- C++ HDL (Hardware Description Language)☆50Updated this week
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆42Updated this week
- Fuzz everything! Now let's fuzz chip!☆46Jun 5, 2026Updated 3 months ago
- Post-Silicon Validation Tool based on REVERSI☆12Dec 10, 2025Updated 9 months ago
- OpenMZ, a security kernel for RISC-V targeting secure coprocessors and secure embedded systems.☆14Jun 26, 2020Updated 6 years ago
- Andes OpenEmbedded (OE) BSP Layer☆21Jul 14, 2026Updated 2 months ago
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆228Jun 5, 2026Updated 3 months ago
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- A runtime DSL parser generator for python.☆18May 17, 2016Updated 10 years ago
- 指纹识别测温系统物联网Web项目☆10Apr 23, 2023Updated 3 years ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Sep 6, 2026Updated last week
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- Marvelous RISC-V Operating System, by donaldsebleung☆22Oct 15, 2022Updated 3 years ago
- Unit tests generator for RVV 1.0☆118May 25, 2026Updated 3 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆19Jun 25, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- Digital logic benchmark suite☆87Sep 10, 2026Updated last week
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆144Aug 30, 2024Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆60Updated this week
- ☆19Dec 15, 2023Updated 2 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Tutorial on how to run OP-TEE on the Raspberry Pi 5.☆25Nov 3, 2025Updated 10 months ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆30Sep 2, 2025Updated last year
- ET Accelerator Firmware and Runtime☆51Jul 17, 2026Updated 2 months ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 5 years ago
- RISC-V IOMMU Specification☆170Sep 3, 2026Updated 2 weeks ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆151Aug 26, 2026Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆173Updated this week