Alternatives and similar repositories for spectre-rust:

Users that are interested in spectre-rust are comparing it to the libraries listed below

• PLSysSec / veriwasm
  SFI verifier of Wasm binaries
  ☆81Updated 2 years ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆66Updated 2 weeks ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆87Updated last month
• anishathalye / chroniton
  A tool for formally verifying constant-time software against hardware 🕰️
  ☆10Updated 2 months ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated this week
• 0xADE1A1DE / CryptOpt
  CryptOpt: Verified Compilation with Randomized Program Search for Cryptographic Primitives
  ☆60Updated 9 months ago
• IBM / ACE-RISCV
  Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for RISC-V with focus on a formally verified…
  ☆45Updated this week
• Amanieu / a-tale-of-binary-translation
  Simple RISC-V emulator presented at Rust Nation 2023
  ☆62Updated 2 years ago
• CharlyCst / miralis
  Miralis is an experimental system that virtualises firmware
  ☆14Updated 2 weeks ago
• ejrgilbert / whamm
  Debugging WebAssembly? Put some Whamm! on it.
  ☆26Updated 2 weeks ago
• GregAC / rrs
  Rust RISC-V Simulator
  ☆31Updated 11 months ago
• mlir-rs / mlir-sys
  Rust bindings to the MLIR C API.
  ☆65Updated last week
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆112Updated last year
• langston-barrett / tree-crasher
  Easy-to-use grammar-based black-box fuzzer. Has found dozens of bugs in important targets like Clang, Deno, and rustc.
  ☆68Updated last week
• cdisselkoen / llvm-ir-analysis
  ☆71Updated last year
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆96Updated 5 months ago
• anishathalye / knox
  A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏
  ☆33Updated 2 months ago
• matthiaskrgr / icemaker
  automatially find crashes in the rust compiler & tooling
  ☆73Updated 11 months ago
• RReverser / wasmbin
  A self-generating WebAssembly parser & serializer in Rust.
  ☆17Updated last year
• ARM-software / cca-rmm-acs
  Tests for verifying compliance of RMM implementations
  ☆18Updated last month
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆35Updated 2 years ago
• fitzgen / synth-loop-free-prog
  Synthesis of Loop-free Programs in Rust
  ☆65Updated 5 years ago
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Updated 3 years ago
• lowRISC / manticore
  ☆16Updated 2 years ago
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆126Updated 7 months ago
• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆23Updated 7 months ago
• KULeuven-COSIC / ShowTime
  Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.
  ☆12Updated last year
• zdimension / parm_extended
  ☆52Updated 5 months ago
• FPSG-UIUC / lotr
  Source code of the paper "Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical"
  ☆139Updated 3 years ago
• kaist-cp / shakeflow
  ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)
  ☆51Updated 2 months ago