Alternatives and similar repositories for Sources-for-FPGA-and-VLSI-Design:

Users that are interested in Sources-for-FPGA-and-VLSI-Design are comparing it to the libraries listed below

• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆96Updated 2 years ago
• eevaain / tiny-tpu
  A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.
  ☆135Updated 8 months ago
• TinyTapeout / analog-virtualbox-vm-sky130a
  Virtual Machine for analog with the open source Sky130A PDK
  ☆40Updated last month
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆90Updated 7 months ago
• 0BAB1 / BRH_Tutorials
  [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq tutorials, ready to copy and paste.
  ☆47Updated 4 months ago
• splinedrive / kianRiscV
  RISC-V Linux SoC, marchID: 0x2b
  ☆810Updated 3 weeks ago
• davidharrishmc / cvw
  Configurable RISC-V Processor
  ☆21Updated last week
• inpyjama / c-ninja-listings
  Lower level assembly and C baremetal programming on RISC-V CPUs. Source code listings from the C-Ninja, in Pyjama! book.
  ☆1Updated 5 months ago
• kiwih / qtcore-C1
  ☆44Updated last year
• FelipeFFerreira / ITA-CORES
  RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
  ☆44Updated last year
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆144Updated last week
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆62Updated 3 weeks ago
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆102Updated 8 months ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆55Updated last year
• Kobzon86 / Convolutional-Neural-Network-using-SystemVerilog
  Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )
  ☆58Updated 5 months ago
• fjullien / migen_litex_tutorials
  ☆108Updated 2 years ago
• arm-university / Introduction-to-SoC-Design-Education-Kit
  Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…
  ☆122Updated 8 months ago
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆143Updated 6 months ago
• iammituraj / pqr5asm
  PQR5ASM is a RISC-V Assembler compliant with RV32I
  ☆17Updated 5 months ago
• YoWASP / toolchain-demo
  Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board
  ☆11Updated last year
• splinedrive / KianV_rv32ia_uLinux_SoC
  ☆20Updated 8 months ago
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core and use it on FPGA.
  ☆118Updated 3 weeks ago
• tscheipel / HaDes-V
  HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…
  ☆44Updated 2 months ago
• nandland / getting-started-with-fpgas
  Verilog and VHDL for book
  ☆75Updated last year
• koraykarakurt / FPGA-from-Zero-to-Hero
  Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)
  ☆33Updated last week
• tinyvision-ai-inc / Hands-on-FPGA-class
  ☆43Updated 2 years ago
• nand2mario / usb_hid_host
  A compact USB HID host FPGA core supporting keyboards, mice and gamepads.
  ☆120Updated 2 weeks ago
• blackmesalabs / sump3
  sump3 logic analyzer
  ☆19Updated 3 months ago
• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆125Updated 3 years ago
• enjoy-digital / litex_m2sdr
  LiteX based M2 SDR FPGA board.
  ☆101Updated last week