sipeed / TangMega-138K-exampleLinks
TangMega-138K-example project
☆61Updated 9 months ago
Alternatives and similar repositories for TangMega-138K-example
Users that are interested in TangMega-138K-example are comparing it to the libraries listed below
Sorting:
- Tang Mega 138K Pro examples☆96Updated 6 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Updated last year
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆90Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆84Updated 5 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆246Updated last week
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆152Updated 10 months ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆354Updated 3 months ago
- ☆54Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Updated 3 years ago
- WISHBONE SD Card Controller IP Core☆130Updated 3 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 6 years ago
- YPCB-00338-1P1 Hack☆78Updated last year
- MIPI DSI controller☆83Updated 3 years ago
- TangPrimer-20K-example project☆225Updated last year
- Wishbone interconnect utilities☆44Updated last month
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆196Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- A basic GPU for altera FPGAs☆88Updated 6 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆330Updated 2 years ago
- A simple implementation of a UART modem in Verilog.☆173Updated 4 years ago
- FPGA Logic Analyzer and GUI☆147Updated 3 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Updated 2 months ago
- HDMI core in Chisel HDL☆53Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆93Updated last year
- JTAG Test Access Port (TAP)☆37Updated 11 years ago
- PCI bridge☆20Updated 11 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆14Updated 2 years ago