sipeed / TangMega-138K-exampleLinks
TangMega-138K-example project
☆38Updated last month
Alternatives and similar repositories for TangMega-138K-example
Users that are interested in TangMega-138K-example are comparing it to the libraries listed below
Sorting:
- Tang Mega 138K Pro examples☆70Updated last month
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆76Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- TangPrimer-25K-example project☆42Updated 7 months ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Another tiny RISC-V implementation☆55Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- TangNano-20K-example☆115Updated last year
- ☆50Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆79Updated 4 years ago
- Portable HyperRAM controller☆55Updated 6 months ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆81Updated 4 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆184Updated 5 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆12Updated last year
- Verilog Driver for the ILI9341 TFT Module☆23Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Wishbone interconnect utilities☆41Updated 4 months ago
- 【例程】国产高云FPGA 开发板及其工程☆28Updated 8 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆25Updated 8 months ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago