This library is an attempt to make transistor sizing for Analog design less painful.
☆30Nov 2, 2026Updated this week
Alternatives and similar repositories for analog-daddy
Users that are interested in analog-daddy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- gm/Id design toolkit: lookup tables, design charts, and automated multicorner sizing of analog circuits☆168Sep 22, 2026Updated last month
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆53May 24, 2020Updated 6 years ago
- ☆176Oct 30, 2026Updated last week
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆33Jun 5, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Gm over Id methodology☆45Jun 8, 2022Updated 4 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 5 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆258Oct 6, 2025Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆203Aug 8, 2025Updated last year
- Implementation of a Sub-Sampling PLL targeting SerDes Applications in SKYWATER PDK 130nm process☆10Apr 18, 2024Updated 2 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆48Mar 2, 2022Updated 4 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆99Jun 12, 2023Updated 3 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆19Dec 5, 2023Updated 2 years ago
- Revolution EDA repository, an integrated schematic to GDS design environment for custom integrated circuits☆84Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Solve one design problem each day for a month☆56Feb 3, 2023Updated 3 years ago
- A graphical user interface for symbolic circuit analysis using Lcapy☆25Sep 11, 2025Updated last year
- Files for Advanced Integrated Circuits☆47Sep 29, 2026Updated last month
- SKILL / SKILL++ Syntax highlighting for vim☆12Nov 16, 2021Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆44Jan 20, 2023Updated 3 years ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK☆21Jul 21, 2026Updated 3 months ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- Maxima functions for circuit calculations☆22May 27, 2020Updated 6 years ago
- is a comprehensive, cross-platform standalone application built for modern Analog IC Designers. It streamlines the $g_m/I_D$ design metho…☆20Apr 2, 2026Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A tiny Python package to parse spice raw data files.☆54Dec 26, 2022Updated 3 years ago
- ☆14Jan 12, 2025Updated last year
- Open-source version of SLiCAP, implemented in python☆37Nov 30, 2024Updated last year
- Open Source RFIC Inductor and Transformer Layout Generation Toolkit☆26Oct 15, 2026Updated 3 weeks ago
- Python-to-schematic generator for Cadence Virtuoso. Define circuits in Python, auto-generate CDL netlists and schematics.☆45Aug 25, 2026Updated 2 months ago
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆33Feb 28, 2024Updated 2 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆18Jun 1, 2020Updated 6 years ago
- 8 and 9 bit SAR ADC in IHP SG13G2☆11Mar 19, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 7 years ago
- ☆10Aug 30, 2025Updated last year
- ☆32Feb 4, 2021Updated 5 years ago
- Online viewer of Xschem schematic files☆37Updated this week
- IHP Open source SG13G2 Tape Out on May 2025 [Testfield T588]☆15Apr 27, 2026Updated 6 months ago
- A simple TCP socket library for system verilog. Using the system verilog DPI, allows the user to read / write lines from a TCP socket con…☆19Apr 17, 2024Updated 2 years ago
- ☆13Apr 22, 2021Updated 5 years ago