Python-to-schematic generator for Cadence Virtuoso. Define circuits in Python, auto-generate CDL netlists and schematics.
☆32Aug 25, 2026Updated 2 weeks ago
Alternatives and similar repositories for cdl_gen
Users that are interested in cdl_gen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Analog HDL Design Full-stack Agents☆22Jun 8, 2026Updated 3 months ago
- A python3 gm/ID starter kit☆99May 22, 2026Updated 3 months ago
- A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.☆13Dec 12, 2021Updated 4 years ago
- BAG framework☆43Jul 24, 2024Updated 2 years ago
- An EDA tool for automatic device sizing using Gm/Id method.☆18Jan 10, 2026Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Collection of various Jupyter and Quarto notebooks related to the design of CMOS analog integrated circuits☆34Aug 19, 2026Updated 3 weeks ago
- A toolbox for ADC modeling, testing, analysis, and calibration, etc.☆139Jul 9, 2026Updated 2 months ago
- Custom IC Design Platform☆123Updated this week
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 6 months ago
- is a comprehensive, cross-platform standalone application built for modern Analog IC Designers. It streamlines the $g_m/I_D$ design metho…☆19Apr 2, 2026Updated 5 months ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆26Aug 12, 2026Updated last month
- ☆39Updated this week
- Bridge between LLM-Agent and Cadence Virtuoso. A new infrastructure for Agentic Analog and Mixed-Signal Design.☆723Updated this week
- For mosbius.org website☆34Jul 31, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SPICE Station AI — releases☆42Aug 6, 2026Updated last month
- Files for Advanced Integrated Circuits☆45Aug 6, 2026Updated last month
- virtuoso bridge and CLI for AI agent☆32Updated this week
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆53May 24, 2020Updated 6 years ago
- Online viewer of Xschem schematic files☆34Dec 14, 2025Updated 8 months ago
- A Python parser for hSpice output files and documentation of the hSpice output file format☆28Mar 25, 2026Updated 5 months ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 7 months ago
- Agent skills for veriloga☆33Jul 21, 2026Updated last month
- SKILL / SKILL++ Syntax highlighting for vim☆12Nov 16, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Port of ciccreator to Python☆22Aug 30, 2026Updated 2 weeks ago
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆31Jun 5, 2025Updated last year
- my cadence/virtuoso/icfb skill functions develloped over the years☆172Sep 2, 2026Updated last week
- Design of LDO using open source SKY130PDK☆17Aug 24, 2024Updated 2 years ago
- Generate SVG schematics and block diagrams without a mouse.☆34Jul 5, 2025Updated last year
- Interchange formats for chip design.☆40Feb 15, 2026Updated 6 months ago
- Advanced Integrated Circuits 2025☆14Nov 1, 2025Updated 10 months ago
- A seamless python to Cadence Virtuoso Skill interface☆343Mar 23, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆25Sep 5, 2026Updated last week
- Blender GDSII Importer with PDK Support☆140Sep 3, 2026Updated last week
- ☆55Dec 25, 2025Updated 8 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆197Aug 8, 2025Updated last year
- ☆41May 22, 2026Updated 3 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆143Jun 10, 2026Updated 3 months ago
- Open source designs developed with the IHP 130nm BiCMOS Open PDK in the FMD_QNC project. Documentation at https://ihp-open-designlib.read…☆75Jun 5, 2026Updated 3 months ago