Alternatives and similar repositories for microgpusim:

Users that are interested in microgpusim are comparing it to the libraries listed below

• ParCoreLab / ReuseTracker
  A fast and accurate reuse distance analyzer for multi-threaded applications. It leverages existing hardware features in commodity CPUs.
  ☆16Updated 2 years ago
• ychen306 / vegen
  ☆28Updated 2 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• IntelLabs / t2sp
  Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
  ☆31Updated 10 months ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆32Updated this week
• CMU-SAFARI / Load-Inspector
  A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…
  ☆20Updated 8 months ago
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆39Updated this week
• pnnl / COMET
  ☆40Updated this week
• SakalisC / Splash-3
  The Splash-3 benchmark suite
  ☆43Updated last year
• riscv / riscv-bfloat16
  ☆33Updated 8 months ago
• CMU-SAFARI / EINSim
  DRAM error-correction code (ECC) simulator incorporating statistical error properties and DRAM design characteristics for inferring pre-c…
  ☆10Updated last year
• upenn-acg / ocolos-public
  Ocolos is the first online code layout optimization system for unmodified applications written in unmanaged languages.
  ☆52Updated last year
• CMU-SAFARI / GenStore
  GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…
  ☆13Updated 2 years ago
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆37Updated 3 years ago
• NVlabs / ptxmemorymodel
  ☆53Updated 5 years ago
• dhschall / LLBP
  Branch predictor simulation framework for the Last-Level Branch Predictor
  ☆21Updated 7 months ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆109Updated last year
• harrism / cuda_event_benchmark
  Unit benchmarks of CUDA event APIs.
  ☆17Updated 11 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆44Updated last year
• bsc-mem / Mess-simulator
  A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.
  ☆24Updated 2 weeks ago
• cupbop / CuPBoP
  A framework that support executing unmodified CUDA source code on non-NVIDIA devices.
  ☆116Updated 2 months ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆22Updated 2 years ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆107Updated this week
• mwillsey / cs265
  Website for CS 265
  ☆28Updated 2 months ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆32Updated 3 weeks ago
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆71Updated 9 months ago
• multifacet / 0sim-workspace
  Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.
  ☆21Updated 4 years ago
• gem5-graphics / gem5-graphics
  gem5 simulator with a gpgpu+graphics GPU model
  ☆54Updated 4 years ago
• SamAinsworth / reproduce-cgo2017-paper
  Artifact Evaluation Reproduction for "Software Prefetching for Indirect Memory Accesses", CGO 2017, using CK.
  ☆38Updated 3 years ago
• spcl / haystack
  Haystack is an analytical cache model that given a program computes the number of cache misses.
  ☆46Updated 5 years ago