Alternatives and similar repositories for llvm

Users that are interested in llvm are comparing it to the libraries listed below

• openrisc / llvm-or1k
  LLVM backend for OpenRISC 1000
  ☆29Updated 7 years ago
• dougallj / asil
  ☆32Updated last year
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 11 years ago
• zuzuf / freeocl
  Automatically exported from code.google.com/p/freeocl
  ☆30Updated 7 years ago
• TUD-OS / NRE
  NOVA runtime environment (official branch)
  ☆34Updated 4 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆46Updated last month
• embecosm / gso2
  GNU Superoptimizer Version 2
  ☆26Updated 4 years ago
• freeCompilerCamp / freecompilercamp.github.io
  The website for freeCompilerCamp's classroom tutorials, using Github Pages.
  ☆32Updated 3 years ago
• intel / cmrt
  C for Media Runtime
  ☆24Updated 2 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆49Updated 8 years ago
• xiangzhai / dragonegg
  DragonEgg has been migrated to GCC 8 and LLVM 6 but also able to work for GCC 4.8 and LLVM 3.3
  ☆19Updated 6 years ago
• mgottschlag / vctools
  Some tools usable for reengineering the VideoCore IV processor found on the Raspberry Pi.
  ☆23Updated 12 years ago
• ARMmbed / dlmalloc
  Doug Lea's malloc
  ☆36Updated 9 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 2 months ago
• caparrov / ERM
  Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter
  ☆17Updated 8 years ago
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆50Updated 7 years ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• stevenknown / xocfe
  XOCFE is an concise, clearly, C compiler frontend, it is easy to understand and modify. XOCFE's input is pure C, output is an AST tree.
  ☆52Updated 5 months ago
• riscvarchive / riscv-strace
  RISC-V strace port
  ☆13Updated 8 years ago
• lmcad-unicamp / riscv-sbt
  RISC-V Static Binary Translator
  ☆18Updated 6 years ago
• mclinker / mclinker
  LLVM Linker for Mobile Computing
  ☆82Updated 9 years ago
• draperlaboratory / llvm-cbe
  resurrected LLVM "C Backend", with improvements
  ☆129Updated 4 years ago
• francisvm / j2-llvm
  LLVM backend for the J2 Core (Hitachi SuperH SH-2 clone)
  ☆24Updated 7 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• deater / deterministic
  code for examining determinism of performance counters
  ☆21Updated 4 years ago
• riscvarchive / riscv-edk2-platforms
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆18Updated 3 years ago
• HSAFoundation / HLC-HSAIL-Development-LLVM
  HSAIL LLVM Tree - Development has stopped on this branch This was a development branch
  ☆15Updated 8 years ago
• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆34Updated last week
• s-kanev / XIOSim
  A detailed michroarchitectural x86 simulator
  ☆62Updated 8 years ago