olivier-le-sage / camera-filters
Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.
☆29Updated 4 years ago
Related projects: ⓘ
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆45Updated 4 years ago
- MIPI CSI-2 RX☆28Updated 2 years ago
- SEA-S7_gesture recognition☆12Updated 4 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆56Updated last year
- SPI-Flash XIP Interface (Verilog)☆36Updated 2 years ago
- turbo 8051☆28Updated 7 years ago
- USB 2.0 Device IP Core☆49Updated 6 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆29Updated 4 years ago
- configurable cordic core in verilog☆41Updated 10 years ago
- Project: Precise Measure of time delays in FPGA☆25Updated 7 years ago
- QSPI for SoC☆15Updated 4 years ago
- FPGA Camera Parallel & MIPI Verilog☆14Updated 6 months ago
- Simple mono FM Radio.☆45Updated 8 years ago
- ☆28Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆44Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆28Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆65Updated 2 years ago
- JESD204b modules in VHDL☆28Updated 5 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆15Updated 4 years ago
- FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆27Updated 2 months ago
- FPGA和USB3.0桥片实现USB3.0通信☆49Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆34Updated 3 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆14Updated last year
- Smart camera with OV 7670 and Zynq☆37Updated 2 years ago
- AD7606 driver verilog☆35Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆22Updated 5 years ago
- USB Full Speed PHY☆38Updated 4 years ago
- Verilog Repository for GIT☆28Updated 3 years ago
- A Voila-Jones face detector hardware implementation☆29Updated 5 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago