KULeuven-COSIC / ShowTime
Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.
☆11Updated last year
Related projects ⓘ
Alternatives and complementary repositories for ShowTime
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆60Updated 2 years ago
- This repo tracks a compatible state of all sev step components and contains script to easily install everything required to setup a sev v…☆31Updated 9 months ago
- The open-source component of Prime+Scope, published at CCS 2021☆27Updated last year
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆22Updated 7 months ago
- HW interface for memory caches☆26Updated 4 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆26Updated last year
- ☆17Updated 2 years ago
- Compiler-based tool that protects Intel SGX applications against controlled-channel attacks☆27Updated 7 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/☆35Updated 5 years ago
- Tool to Analyze Speculative Execution Attacks and Mitigations☆53Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 3 years ago
- A flush-reload side channel attack implementation☆42Updated 2 years ago
- ☆44Updated 5 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆28Updated 4 years ago
- Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)☆25Updated 11 months ago
- ☆18Updated last year
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- The implementation of the 'vSGX: Virtualizing SGX Enclaves on AMD SEV' paper☆52Updated last year
- Open source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆18Updated 3 weeks ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆48Updated 5 years ago
- Breaking Confidential VMs with Malicious Interrupts (USENIX Security 2024)☆25Updated 6 months ago
- ☆18Updated 6 years ago
- Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution☆30Updated 6 years ago
- ☆21Updated last year
- ☆12Updated 2 years ago
- Commodity Obfuscation Engine for Intel SGX☆20Updated 5 years ago
- A tool to enable fuzzing for Spectre vulnerabilities☆30Updated 4 years ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆22Updated 11 months ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 5 years ago