KULeuven-COSIC / ShowTimeLinks
Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.
☆13Updated 2 years ago
Alternatives and similar repositories for ShowTime
Users that are interested in ShowTime are comparing it to the libraries listed below
Sorting:
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated last year
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆30Updated last year
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 3 years ago
- This repo tracks a compatible state of all sev step components and contains script to easily install everything required to setup a sev v…☆42Updated last year
- ☆22Updated last year
- ☆45Updated 6 years ago
- ☆20Updated 7 years ago
- Breaking Confidential VMs with Malicious Interrupts (USENIX Security 2024)☆32Updated last year
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 6 years ago
- Minimal RISC Extensions for Isolated Execution☆53Updated 6 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆24Updated last month
- HW interface for memory caches☆28Updated 5 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆21Updated 2 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆26Updated 4 months ago
- A tool to enable fuzzing for Spectre vulnerabilities☆30Updated 5 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆43Updated 3 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆36Updated 2 years ago
- Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution☆33Updated 7 years ago
- Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…☆63Updated last year
- Tool to Analyze Speculative Execution Attacks and Mitigations☆55Updated 3 years ago
- Compiler-based tool that protects Intel SGX applications against controlled-channel attacks☆27Updated 8 years ago
- Tests for verifying compliance of RMM implementations☆18Updated last week
- Low level attester and verifier drivers for multiple TEEs☆24Updated last year
- ☆23Updated 5 months ago
- The open-source component of Prime+Scope, published at CCS 2021☆34Updated 2 years ago
- Tutorial: Uncovering and mitigating side-channel leakage in Intel SGX enclaves☆51Updated 5 months ago
- ☆16Updated 3 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆22Updated 3 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆54Updated 6 years ago
- Framework for building transparent memory encryption and authentication solutions☆27Updated 7 years ago