Gladdy / numerical-fpga-thesis
Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH
☆28Updated 9 years ago
Alternatives and similar repositories for numerical-fpga-thesis:
Users that are interested in numerical-fpga-thesis are comparing it to the libraries listed below
- A pipelined RISCV implementation in VHDL☆95Updated 6 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆59Updated 5 years ago
- a simple C-to-Verilog compiler☆48Updated 7 years ago
- A C++ expression -> x86 JIT☆18Updated 7 years ago
- An open source miniPCIe development board based on the Xilinx Spartan 6 LX150T☆143Updated 9 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- FPGA Design Suite based on C to Verilog design flow.☆242Updated 5 years ago
- No sane compiler would optimize atomics: the presentation☆107Updated 8 years ago
- l1c is a simple formally verified compiler for a while language☆55Updated 4 years ago
- Propositional Encodings in C++11☆18Updated 6 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- A small implementation of LISP for the Parallella-16 board☆31Updated 6 months ago
- Spacecraft Multicore Emulator Based on Leon 3 Sparc V8 architecture processor☆50Updated 6 years ago
- A kernel module to support SSD-to-GPU direct DMA☆125Updated 7 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- A C-family AST implementation designed to be an IR for DSL compilers.☆16Updated 7 years ago
- Paul Layzell's Evolvable Motherboard☆12Updated 9 years ago
- Universal Number Library☆41Updated 6 years ago
- Half-precision floating point for NumPy☆12Updated 14 years ago
- Haskell re-implementation of STOKE, the stochastic superoptimizer☆63Updated 5 years ago
- laser-cutting experiments for bootstrapping planar fabrication☆26Updated 8 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- My fork of the buildroot system☆17Updated 10 years ago
- Multi-threaded 32-bit embedded core family.☆24Updated 12 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- BSP implementation for the Parallella; the world's smallest supercomputer☆27Updated 7 years ago
- multi-way atomic compare-and-swap with x64/TSX☆86Updated 8 years ago
- The BERI and CHERI processor and hardware platform☆47Updated 7 years ago
- The Antikernel operating system project☆116Updated 4 years ago