Gladdy / numerical-fpga-thesis
Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH
☆28Updated 9 years ago
Alternatives and similar repositories for numerical-fpga-thesis:
Users that are interested in numerical-fpga-thesis are comparing it to the libraries listed below
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- A pipelined RISCV implementation in VHDL☆95Updated 6 years ago
- soap - Structural Optimisation of Arithmetic Programs☆22Updated 8 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- A C-family AST implementation designed to be an IR for DSL compilers.☆16Updated 7 years ago
- An open source miniPCIe development board based on the Xilinx Spartan 6 LX150T☆143Updated 9 years ago
- Propositional Encodings in C++11☆18Updated 6 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- a simple C-to-Verilog compiler☆48Updated 7 years ago
- Slides for the talk I have very soon☆12Updated 6 years ago
- A small implementation of LISP for the Parallella-16 board☆31Updated 8 months ago
- Experimentation around 'emil-e/rapidcheck' by combining it with libFuzzer☆27Updated 7 years ago
- Sigmoid Numbers backed by IEEE Floats☆16Updated 7 years ago
- [Deprecated see github.com/janestreet/hardcaml] Register Transfer Level Hardware Design in OCaml☆119Updated 4 years ago
- FPGA Design Suite based on C to Verilog design flow.☆242Updated 5 years ago
- Paul Layzell's Evolvable Motherboard☆13Updated 9 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- ARL OpenSHMEM for Epiphany☆30Updated 5 years ago
- Python port of the Mathematica unum prototype from "The End of Error"☆52Updated 8 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- ☆29Updated 5 years ago
- Spacecraft Multicore Emulator Based on Leon 3 Sparc V8 architecture processor☆50Updated 6 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 6 years ago
- Universal Number Library☆41Updated 7 years ago
- Julia Implementation of Unums☆42Updated 8 years ago
- A C++ expression -> x86 JIT☆18Updated 8 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago