Gladdy / numerical-fpga-thesisLinks
Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH
☆28Updated 9 years ago
Alternatives and similar repositories for numerical-fpga-thesis
Users that are interested in numerical-fpga-thesis are comparing it to the libraries listed below
Sorting:
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- A pipelined RISCV implementation in VHDL☆96Updated 6 years ago
- Experimentation around 'emil-e/rapidcheck' by combining it with libFuzzer☆27Updated 7 years ago
- An open source miniPCIe development board based on the Xilinx Spartan 6 LX150T☆144Updated 9 years ago
- Propositional Encodings in C++11☆18Updated 6 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- Paul Layzell's Evolvable Motherboard☆13Updated 9 years ago
- A C++ expression -> x86 JIT☆18Updated 8 years ago
- No sane compiler would optimize atomics: the presentation☆106Updated 8 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- FPGA Design Suite based on C to Verilog design flow.☆244Updated 6 years ago
- Yet Another VHDL tool☆31Updated 8 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Updated 7 years ago
- ☆47Updated 9 years ago
- A C-family AST implementation designed to be an IR for DSL compilers.☆17Updated 7 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- Universal Number Library☆41Updated 7 years ago
- Spacecraft Multicore Emulator Based on Leon 3 Sparc V8 architecture processor☆50Updated 6 years ago
- soap - Structural Optimisation of Arithmetic Programs☆23Updated 9 years ago
- Haskell re-implementation of STOKE, the stochastic superoptimizer☆63Updated 5 years ago
- Python port of the Mathematica unum prototype from "The End of Error"☆52Updated 9 years ago
- The BERI and CHERI processor and hardware platform☆49Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- Verilog Tetris☆13Updated 10 years ago
- bit & sketches data structures☆60Updated 6 years ago
- A Qt5 based free VLSI development tool☆30Updated 7 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 5 years ago
- multi-way atomic compare-and-swap with x64/TSX☆86Updated 8 years ago