Gladdy / numerical-fpga-thesis
Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH
☆28Updated 9 years ago
Related projects: ⓘ
- An experimental System-on-Chip with a custom compiler toolchain.☆59Updated 4 years ago
- My fork of the buildroot system☆17Updated 9 years ago
- A pipelined RISCV implementation in VHDL☆95Updated 5 years ago
- a simple C-to-Verilog compiler☆47Updated 7 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆55Updated 4 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 7 years ago
- FPGA Design Suite based on C to Verilog design flow.☆230Updated 5 years ago
- ☆122Updated this week
- An open source miniPCIe development board based on the Xilinx Spartan 6 LX150T☆141Updated 8 years ago
- A C++ expression -> x86 JIT☆18Updated 7 years ago
- the actual epiphany backend☆20Updated 11 years ago
- Verilog Tetris☆14Updated 9 years ago
- Universal Number Library☆40Updated 6 years ago
- Sigmoid Numbers backed by IEEE Floats☆16Updated 7 years ago
- Source code form the Parallella Chronicles Blog☆15Updated 9 years ago
- Spacecraft Multicore Emulator Based on Leon 3 Sparc V8 architecture processor☆49Updated 5 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆99Updated 5 years ago
- Propositional Encodings in C++11☆18Updated 6 years ago
- soap - Structural Optimisation of Arithmetic Programs☆22Updated 8 years ago
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- ☆16Updated this week
- A C-family AST implementation designed to be an IR for DSL compilers.☆16Updated 7 years ago
- A single instruction set processor architecture☆18Updated 7 years ago
- ☆46Updated 8 years ago
- Multi-threaded 32-bit embedded core family.☆23Updated 12 years ago
- Experimentation around 'emil-e/rapidcheck' by combining it with libFuzzer☆27Updated 6 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- BSP implementation for the Parallella; the world's smallest supercomputer☆27Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆38Updated 8 years ago