Alternatives and similar repositories for numerical-fpga-thesis:

Users that are interested in numerical-fpga-thesis are comparing it to the libraries listed below

• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 5 years ago
• inforichland / freezing-spice
  A pipelined RISCV implementation in VHDL
  ☆94Updated 6 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆48Updated 8 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• abau / cppsat
  Propositional Encodings in C++11
  ☆18Updated 6 years ago
• polysome / aggregate-1
  An open source miniPCIe development board based on the Xilinx Spartan 6 LX150T
  ☆143Updated 9 years ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆21Updated 8 years ago
• drewvid / parallella-lisp
  A small implementation of LISP for the Parallella-16 board
  ☆31Updated 9 months ago
• admk / soap
  soap - Structural Optimisation of Arithmetic Programs
  ☆23Updated 9 years ago
• polysome / evolvable_motherboard
  Paul Layzell's Evolvable Motherboard
  ☆13Updated 9 years ago
• danluu / NativeJIT
  A C++ expression -> x86 JIT
  ☆18Updated 8 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• Hoernchen / Epiphany
  the actual epiphany backend
  ☆20Updated 11 years ago
• siedentop / rapidfuzz
  Experimentation around 'emil-e/rapidcheck' by combining it with libFuzzer
  ☆27Updated 7 years ago
• dawsonjon / Chips-2.0
  FPGA Design Suite based on C to Verilog design flow.
  ☆243Updated 6 years ago
• ucb-sejits / ctree
  A C-family AST implementation designed to be an IR for DSL compilers.
  ☆17Updated 7 years ago
• jeremycw / tetris-verilog
  Verilog Tetris
  ☆13Updated 10 years ago
• cfelton / minnesota
  A collection of HDL cores written in MyHDL.
  ☆12Updated 9 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 5 years ago
• Etaphase / FastSigmoids.jl
  Sigmoid Numbers backed by IEEE Floats
  ☆17Updated 7 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• jrmuizel / pyunum
  Python port of the Mathematica unum prototype from "The End of Error"
  ☆52Updated 9 years ago
• aethertap / probabilistic-robotics
  Notes, flash cards, and solutions as I work through Sebastian Thrun's book "Probabilistic Robotics"
  ☆19Updated 10 years ago
• devbisme / FpgasNowWhat
  Source for the "FPGAs?! Now What?" Book
  ☆62Updated 10 years ago
• parallella / parallella-utils
  Library of various community contributed Parallella board admin scripts and programs
  ☆39Updated 8 years ago
• leviathanch / SITCON
  Slides for the talk I have very soon
  ☆12Updated 6 years ago
• cfelton / alt.hdl
  Exploration of alternative hardware description languages
  ☆28Updated 7 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆39Updated 9 years ago
• leviathanch / qtflow
  A Qt5 based free VLSI development tool
  ☆30Updated 6 years ago
• mwiebe / numpy_half
  Half-precision floating point for NumPy
  ☆13Updated 14 years ago