Gladdy / numerical-fpga-thesis
Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH
☆28Updated 9 years ago
Related projects ⓘ
Alternatives and complementary repositories for numerical-fpga-thesis
- A pipelined RISCV implementation in VHDL☆95Updated 6 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆59Updated 4 years ago
- An open source miniPCIe development board based on the Xilinx Spartan 6 LX150T☆141Updated 8 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 7 years ago
- Spacecraft Multicore Emulator Based on Leon 3 Sparc V8 architecture processor☆49Updated 5 years ago
- A C++ expression -> x86 JIT☆18Updated 7 years ago
- Sigmoid Numbers backed by IEEE Floats☆16Updated 7 years ago
- A small implementation of LISP for the Parallella-16 board☆31Updated 3 months ago
- Source code form the Parallella Chronicles Blog☆15Updated 9 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- ☆48Updated 9 years ago
- Experimentation around 'emil-e/rapidcheck' by combining it with libFuzzer☆27Updated 6 years ago
- A C-family AST implementation designed to be an IR for DSL compilers.☆16Updated 7 years ago
- a simple C-to-Verilog compiler☆47Updated 7 years ago
- FRP: Fast Random Projections☆43Updated 4 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- Paul Layzell's Evolvable Motherboard☆12Updated 9 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- the actual epiphany backend☆20Updated 11 years ago
- A compiler intermediate representation for image recognition and heterogeneous computing.☆78Updated 8 years ago
- FPGA Design Suite based on C to Verilog design flow.☆236Updated 5 years ago
- No sane compiler would optimize atomics: the presentation☆106Updated 8 years ago
- Multi-threaded 32-bit embedded core family.☆23Updated 12 years ago
- Verilog Tetris☆13Updated 9 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- soap - Structural Optimisation of Arithmetic Programs☆22Updated 8 years ago
- A kernel module to support SSD-to-GPU direct DMA☆125Updated 7 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆37Updated 8 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 8 years ago