Ttl / evolutionary-circuits
Automatically generates analog circuits using evolutionary algorithms
☆257Updated 12 years ago
Alternatives and similar repositories for evolutionary-circuits:
Users that are interested in evolutionary-circuits are comparing it to the libraries listed below
- Experimental graphic editor for open FPGAs.☆50Updated 9 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆61Updated last year
- An easy-to-use MATLAB tool for SPICE netlist simulation☆55Updated 7 years ago
- Python bindings for ngspice simulation engine☆68Updated 5 years ago
- Source for the "FPGAs?! Now What?" Book☆62Updated 10 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- JSpice is a SPICE-inspired analog circuit simulator made in Java with an emphasis on simulating memristors and analog circuits containing…☆61Updated 3 years ago
- Paul Layzell's Evolvable Motherboard☆13Updated 9 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- A book on using the Spartan 3E FPGA with VHDL, using the Papilio One or Digilent Basys2 boards☆270Updated 10 years ago
- Circuit analysis environment for Python☆58Updated 7 months ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- ADMS is a code generator for the Verilog-AMS language☆99Updated 2 years ago
- A VHDL frontend for Yosys☆102Updated 8 years ago
- FPGA Design Suite based on C to Verilog design flow.☆243Updated 6 years ago
- Python tools for Vivado Projects☆73Updated 6 years ago
- public domain tools for FPGAs☆326Updated 8 years ago
- FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…☆60Updated 5 years ago
- A pipelined RISCV implementation in VHDL☆94Updated 6 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 6 years ago
- ☆57Updated last month
- A mixed signal netlist language (pre-alpha)☆60Updated 6 years ago
- Public examples of ICE40 HX8K examples using Icestorm☆110Updated 2 years ago
- Open FPGA tools☆259Updated 5 years ago
- A collection of demonstration digital filters☆150Updated last year
- A Python wrapper to the OpenEMS FDTD solver with Kicad footprint generation☆86Updated 11 months ago
- FPGA-based shield for Arduino☆72Updated 9 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 3 years ago
- Export Qucs RF schematics to KiCad layouts & OpenEMS scripts☆136Updated 2 months ago
- ☆59Updated last year