Ttl / evolutionary-circuits
Automatically generates analog circuits using evolutionary algorithms
☆255Updated 11 years ago
Related projects ⓘ
Alternatives and complementary repositories for evolutionary-circuits
- Experimental graphic editor for open FPGAs.☆49Updated 8 years ago
- Source for the "FPGAs?! Now What?" Book☆62Updated 10 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆60Updated 8 months ago
- public domain tools for FPGAs☆326Updated 7 years ago
- Paul Layzell's Evolvable Motherboard☆12Updated 9 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆85Updated 5 years ago
- JSpice is a SPICE-inspired analog circuit simulator made in Java with an emphasis on simulating memristors and analog circuits containing…☆60Updated 3 years ago
- LIB:Library for interacting with an FPGA over USB☆82Updated 3 years ago
- A pipelined RISCV implementation in VHDL☆95Updated 5 years ago
- Space Invaders game implemented with VHDL☆151Updated 8 years ago
- Python bindings for ngspice simulation engine☆63Updated 4 years ago
- FPGA Design Suite based on C to Verilog design flow.☆235Updated 5 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆121Updated 8 years ago
- Java Application for automated memristor experiments and data collection based on Digilent's Analog Discovery 2 USB Oscilloscope and Know…☆41Updated 3 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆39Updated 9 months ago
- Python tools for Vivado Projects☆73Updated 5 years ago
- Place and route tool for FPGAs☆414Updated 5 years ago
- FPGA-based shield for Arduino☆72Updated 9 years ago
- An open source miniPCIe development board based on the Xilinx Spartan 6 LX150T☆141Updated 8 years ago
- Public examples of ICE40 HX8K examples using Icestorm☆104Updated last year
- Open Source ZYNQ Board☆30Updated 9 years ago
- that FPGA flow☆9Updated 9 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆59Updated 4 years ago
- A VHDL frontend for Yosys☆102Updated 7 years ago
- a simple C-to-Verilog compiler☆47Updated 7 years ago
- A python module for seamless integration of analog filters designed in LTspice into Python3/Numpy signal processing projects.☆49Updated last week
- An electronic simulation library written in pure Python☆204Updated 3 years ago
- A book on using the Spartan 3E FPGA with VHDL, using the Papilio One or Digilent Basys2 boards☆269Updated 10 years ago
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- ADMS is a code generator for the Verilog-AMS language☆94Updated last year