Alternatives and similar repositories for tetris-verilog:

Users that are interested in tetris-verilog are comparing it to the libraries listed below

• mangpo / chlorophyll
  Synthesis-Aided Compiler for GreenArrays GA144
  ☆52Updated 8 years ago
• drom / quark
  Stack CPU Work In Progress
  ☆30Updated last year
• polysome / evolvable_motherboard
  Paul Layzell's Evolvable Motherboard
  ☆12Updated 9 years ago
• BookOwl / scratching-forth
  A compiler from Forth to Scratch
  ☆22Updated 8 years ago
• backtrace-labs / stuffed-record-stream
  Backtrace.io's resilient log record framing format
  ☆37Updated 3 years ago
• solbjorg / oberon-riscv
  Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…
  ☆77Updated 4 years ago
• pezipink / fairylog
  A Verilog dialect supercharged by the Racket meta-fairies.
  ☆56Updated 5 years ago
• Gladdy / numerical-fpga-thesis
  Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH
  ☆28Updated 9 years ago
• stanford-ppl / spatial-quickstart
  Quickstart for Spatial language
  ☆34Updated 4 years ago
• IonoclastBrigham / firth
  A simple Forth-like language intended for DSL creation, implemented in Lua.
  ☆27Updated 2 years ago
• aidanhs / schrotcl
  Schrödinger's Tcl
  ☆30Updated 9 years ago
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• rongarret / clmm
  An exercise in cryptographic minimlism
  ☆24Updated 10 years ago
• Lichtso / UnikernelExperiments
  TCP/IPv6-enabled Pine64+ bootloader
  ☆13Updated 7 years ago
• grassel / wac-esp
  Web Assembly Interpreter for ESP32 family of micro controllers running the ESP-IDF development framework, based on the great work at kana…
  ☆79Updated 5 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆59Updated 5 years ago
• leviathanch / qtflow
  A Qt5 based free VLSI development tool
  ☆30Updated 6 years ago
• stephenrkell / donald
  The Mickey Mouse of dynamic linkers
  ☆14Updated 2 months ago
• stephank / rvsim
  A RISC-V simulator implementing RV32G[C].
  ☆34Updated 2 years ago
• BillBohan / NISC
  A single instruction set processor architecture
  ☆18Updated 7 years ago
• UBMLtonGroup / RTMLton
  MLton with Realtime GC and Threading features
  ☆103Updated 11 months ago
• vladpalos / PrimaLuce
  Software Development Platform for ARM / Android terminals
  ☆39Updated 8 years ago
• inforichland / yafc
  Yet Another Forth Core...
  ☆71Updated 10 years ago
• polysome / aggregate-1
  An open source miniPCIe development board based on the Xilinx Spartan 6 LX150T
  ☆143Updated 9 years ago
• libresilicon / process
  ☆91Updated 5 years ago
• damelang / jitblt
  Pixman with JIT compilation using COLA
  ☆29Updated 16 years ago
• zhemao / ez8
  The Easy 8-bit Processor
  ☆183Updated 10 years ago
• AlexKashuba / SQLite_JIT
  ☆27Updated 6 years ago
• t1lang / t1bootstrap
  Bootstrap compiler
  ☆44Updated 5 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆90Updated last year