Alternatives and similar repositories for tetris-verilog

Users that are interested in tetris-verilog are comparing it to the libraries listed below

• q3k / qfc
  q3k's hardware monorepo
  ☆16Updated 3 years ago
• Lichtso / UnikernelExperiments
  TCP/IPv6-enabled Pine64+ bootloader
  ☆13Updated 8 years ago
• Gladdy / numerical-fpga-thesis
  Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH
  ☆28Updated 9 years ago
• MPACT-ORG / llvm-project
  The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…
  ☆31Updated last month
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆56Updated 3 years ago
• stephenrkell / donald
  The Mickey Mouse of dynamic linkers
  ☆14Updated 2 months ago
• mangpo / chlorophyll
  Synthesis-Aided Compiler for GreenArrays GA144
  ☆52Updated 8 years ago
• joeltg / brainfreeze
  Fully Homomorphic Brainfuck
  ☆19Updated 6 years ago
• cbiffle / cfm
  A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.
  ☆58Updated 3 years ago
• KevinMGranger / nine
  The 9p protocol as a serde format and message types.
  ☆30Updated 3 years ago
• drom / quark
  Stack CPU Work In Progress
  ☆30Updated last year
• losfair / hexagon-e
  The HexagonE VM
  ☆26Updated 2 years ago
• polysome / evolvable_motherboard
  Paul Layzell's Evolvable Motherboard
  ☆13Updated 9 years ago
• backtrace-labs / stuffed-record-stream
  Backtrace.io's resilient log record framing format
  ☆38Updated 3 years ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆34Updated 3 years ago
• solbjorg / oberon-riscv
  Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…
  ☆77Updated 4 years ago
• t1lang / t1bootstrap
  Bootstrap compiler
  ☆44Updated 6 years ago
• azonenberg / antikernel
  The Antikernel operating system project
  ☆121Updated 5 years ago
• grassel / wac-esp
  Web Assembly Interpreter for ESP32 family of micro controllers running the ESP-IDF development framework, based on the great work at kana…
  ☆79Updated 5 years ago
• pezipink / fairylog
  A Verilog dialect supercharged by the Racket meta-fairies.
  ☆56Updated 6 years ago
• rongarret / clmm
  An exercise in cryptographic minimlism
  ☆24Updated 10 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• BookOwl / scratching-forth
  A compiler from Forth to Scratch
  ☆22Updated 8 years ago
• xldenis / besm
  Resurrecting PP-BESM
  ☆25Updated last year
• tokenrove / fixie-trie
  Compact tries for fixed-width keys
  ☆25Updated 6 years ago
• losfair / FlatRv
  A cross-platform RISC-V interpreter that implements the RV32IMA instruction set.
  ☆24Updated 2 years ago
• NuxiNL / flower
  Label-based networking daemon
  ☆22Updated 6 years ago
• stanford-ppl / spatial-quickstart
  Quickstart for Spatial language
  ☆34Updated 4 years ago
• signalspec / signalspec
  Language for composable analysis and generation of digital, analog, and RF signals
  ☆55Updated 2 months ago
• admk / soap
  soap - Structural Optimisation of Arithmetic Programs
  ☆23Updated 9 years ago