Alternatives and similar repositories for tetris-verilog

Users that are interested in tetris-verilog are comparing it to the libraries listed below

• mangpo / chlorophyll
  Synthesis-Aided Compiler for GreenArrays GA144
  ☆53Updated 8 years ago
• polysome / evolvable_motherboard
  Paul Layzell's Evolvable Motherboard
  ☆13Updated 9 years ago
• solbjorg / oberon-riscv
  Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…
  ☆77Updated 4 years ago
• Hoernchen / Epiphany
  the actual epiphany backend
  ☆20Updated 12 years ago
• Lichtso / UnikernelExperiments
  TCP/IPv6-enabled Pine64+ bootloader
  ☆13Updated 8 years ago
• Gladdy / numerical-fpga-thesis
  Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH
  ☆28Updated 9 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆40Updated 9 years ago
• leviathanch / qtflow
  A Qt5 based free VLSI development tool
  ☆30Updated 6 years ago
• t1lang / t1bootstrap
  Bootstrap compiler
  ☆44Updated 6 years ago
• joeltg / brainfreeze
  Fully Homomorphic Brainfuck
  ☆19Updated 6 years ago
• animetosho / jit_smc_test
  Test self-modifying code behaviour on processors for single-use JIT functions
  ☆52Updated 4 years ago
• nturley / synthia
  an IDE that uses myHDL, yosys, and arachne-pnr to target the ICEStick
  ☆12Updated 9 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 5 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆84Updated 5 years ago
• sy2002 / ai-playground
  Unsorted Playground for Machine Learning, Reinforcement Learning and other AI Experiments
  ☆14Updated 3 years ago
• grassel / wac-esp
  Web Assembly Interpreter for ESP32 family of micro controllers running the ESP-IDF development framework, based on the great work at kana…
  ☆79Updated 5 years ago
• stanford-ppl / spatial-quickstart
  Quickstart for Spatial language
  ☆34Updated 4 years ago
• stephenrkell / donald
  The Mickey Mouse of dynamic linkers
  ☆14Updated 3 months ago
• stephank / rvsim
  A RISC-V simulator implementing RV32G[C].
  ☆35Updated 2 years ago
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• libresilicon / process
  ☆91Updated 5 years ago
• BookOwl / scratching-forth
  A compiler from Forth to Scratch
  ☆22Updated 8 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• revec / llvm-revec
  Revectorization passes integrated into the LLVM compiler infrastructure
  ☆31Updated 6 years ago
• google / autopiper
  ☆47Updated 9 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆90Updated last year
• MPACT-ORG / llvm-project
  The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…
  ☆31Updated this week
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• BillBohan / NISC
  A single instruction set processor architecture
  ☆18Updated 7 years ago
• stanford-ppl / spatial-lang
  Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
  ☆101Updated 6 years ago