Alternatives and similar repositories for tetris-verilog

Users that are interested in tetris-verilog are comparing it to the libraries listed below

• Lichtso / UnikernelExperiments
  TCP/IPv6-enabled Pine64+ bootloader
  ☆13Updated 8 years ago
• solbjorg / oberon-riscv
  Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…
  ☆77Updated 4 years ago
• joeltg / brainfreeze
  Fully Homomorphic Brainfuck
  ☆19Updated 7 years ago
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• cbiffle / cfm
  A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.
  ☆58Updated 4 years ago
• polysome / evolvable_motherboard
  Paul Layzell's Evolvable Motherboard
  ☆13Updated 9 years ago
• BookOwl / scratching-forth
  A compiler from Forth to Scratch
  ☆22Updated 8 years ago
• leviathanch / SITCON
  Slides for the talk I have very soon
  ☆12Updated 6 years ago
• stephenrkell / donald
  The Mickey Mouse of dynamic linkers
  ☆14Updated 3 months ago
• GreatAttractor / libskry_r
  Lucky imaging library
  ☆17Updated 4 years ago
• mangpo / chlorophyll
  Synthesis-Aided Compiler for GreenArrays GA144
  ☆53Updated 8 years ago
• Gladdy / numerical-fpga-thesis
  Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH
  ☆28Updated 9 years ago
• animetosho / jit_smc_test
  Test self-modifying code behaviour on processors for single-use JIT functions
  ☆52Updated 4 years ago
• ujamjar / hardcaml-riscv
  RISC-V instruction set CPUs in HardCaml
  ☆15Updated 8 years ago
• drom / quark
  Stack CPU Work In Progress
  ☆30Updated last year
• ZornsLemma / lib6502-jit
  JIT compiler for 6502 machine code, built on lib6502 and LLVM
  ☆54Updated 11 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 5 years ago
• t1lang / t1bootstrap
  Bootstrap compiler
  ☆44Updated 6 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆85Updated 5 years ago
• losfair / hexagon-e
  The HexagonE VM
  ☆26Updated 2 years ago
• grassel / wac-esp
  Web Assembly Interpreter for ESP32 family of micro controllers running the ESP-IDF development framework, based on the great work at kana…
  ☆79Updated 5 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆40Updated 9 years ago
• KevinMGranger / nine
  The 9p protocol as a serde format and message types.
  ☆30Updated 4 years ago
• azonenberg / antikernel
  The Antikernel operating system project
  ☆121Updated 5 years ago
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆56Updated 4 years ago
• rongarret / clmm
  An exercise in cryptographic minimlism
  ☆24Updated 10 years ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆34Updated 3 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• backtrace-labs / stuffed-record-stream
  Backtrace.io's resilient log record framing format
  ☆38Updated 3 years ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆45Updated last year