Alternatives and similar repositories for tetris-verilog

Users that are interested in tetris-verilog are comparing it to the libraries listed below

• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆107Updated 3 years ago
• azonenberg / antikernel
  The Antikernel operating system project
  ☆121Updated 5 years ago
• mangpo / chlorophyll
  Synthesis-Aided Compiler for GreenArrays GA144
  ☆53Updated 8 years ago
• google / autopiper
  ☆47Updated 9 years ago
• KestrelComputer / kestrel
  The Kestrel is a family of home-made computers, built as much as possible on open-source technology, and supporting as much as possible t…
  ☆188Updated 4 years ago
• ZornsLemma / lib6502-jit
  JIT compiler for 6502 machine code, built on lib6502 and LLVM
  ☆55Updated 11 years ago
• polysome / aggregate-1
  An open source miniPCIe development board based on the Xilinx Spartan 6 LX150T
  ☆145Updated 9 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 5 years ago
• pwmarcz / fpga-chip8
  CHIP-8 console on FPGA
  ☆195Updated 6 years ago
• dawsonjon / Chips-2.0
  FPGA Design Suite based on C to Verilog design flow.
  ☆245Updated 6 years ago
• BillBohan / NISC
  A single instruction set processor architecture
  ☆18Updated 8 years ago
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆56Updated 4 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆91Updated last year
• Lichtso / UnikernelExperiments
  TCP/IPv6-enabled Pine64+ bootloader
  ☆13Updated 8 years ago
• leviathanch / qtflow
  A Qt5 based free VLSI development tool
  ☆30Updated 7 years ago
• t1lang / t1bootstrap
  Bootstrap compiler
  ☆44Updated 6 years ago
• inforichland / freezing-spice
  A pipelined RISCV implementation in VHDL
  ☆96Updated 6 years ago
• zhemao / ez8
  The Easy 8-bit Processor
  ☆183Updated 11 years ago
• diamondman / Adapt
  The client library for ProteusISC
  ☆26Updated 7 years ago
• solbjorg / oberon-riscv
  Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…
  ☆77Updated 4 years ago
• mcilloni / fork
  A simple, self hosted, low level programming language.
  ☆79Updated 7 months ago
• John-Nagle / pasv
  The Pascal-F Verifier
  ☆49Updated 8 years ago
• kuashio / bf
  A brainfuck-based Arduino competitor.
  ☆24Updated 3 years ago
• drom / quark
  Stack CPU Work In Progress
  ☆30Updated last year
• grassel / wac-esp
  Web Assembly Interpreter for ESP32 family of micro controllers running the ESP-IDF development framework, based on the great work at kana…
  ☆79Updated 5 years ago
• stephenrkell / donald
  The Mickey Mouse of dynamic linkers
  ☆14Updated last month
• Gladdy / numerical-fpga-thesis
  Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH
  ☆28Updated 10 years ago
• IonoclastBrigham / colon-firth
  A simple Forth-like language intended for DSL creation, implemented in Lua.
  ☆27Updated this week
• danluu / sega-system-for-fpga
  FPGA Sega in Verilog, for Xilinx Virtex, circa 2002. Has an emulator thrown in, to simplify FPGA debugging.
  ☆73Updated 11 years ago
• piranna / wasmachine
  Put WebAssembly in your washing machine
  ☆210Updated 7 years ago