Alternatives and similar repositories for tetris-verilog

Users that are interested in tetris-verilog are comparing it to the libraries listed below

• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 4 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 5 years ago
• Lichtso / UnikernelExperiments
  TCP/IPv6-enabled Pine64+ bootloader
  ☆13Updated 8 years ago
• mangpo / chlorophyll
  Synthesis-Aided Compiler for GreenArrays GA144
  ☆54Updated 8 years ago
• KestrelComputer / kestrel
  The Kestrel is a family of home-made computers, built as much as possible on open-source technology, and supporting as much as possible t…
  ☆189Updated 4 years ago
• t1lang / t1bootstrap
  Bootstrap compiler
  ☆44Updated 6 years ago
• dawsonjon / Chips-2.0
  FPGA Design Suite based on C to Verilog design flow.
  ☆246Updated 6 years ago
• azonenberg / antikernel
  The Antikernel operating system project
  ☆119Updated 5 years ago
• solbjorg / oberon-riscv
  Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…
  ☆78Updated 4 years ago
• google / autopiper
  ☆48Updated 10 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆91Updated 2 years ago
• zhemao / ez8
  The Easy 8-bit Processor
  ☆185Updated 11 years ago
• leviathanch / qtflow
  A Qt5 based free VLSI development tool
  ☆31Updated 7 years ago
• libresilicon / process
  ☆91Updated 6 years ago
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆56Updated 4 years ago
• inforichland / freezing-spice
  A pipelined RISCV implementation in VHDL
  ☆97Updated 7 years ago
• polysome / aggregate-1
  An open source miniPCIe development board based on the Xilinx Spartan 6 LX150T
  ☆145Updated 10 years ago
• BillBohan / NISC
  A single instruction set processor architecture
  ☆18Updated 8 years ago
• pwmarcz / fpga-chip8
  CHIP-8 console on FPGA
  ☆200Updated 7 years ago
• drom / quark
  Stack CPU Work In Progress
  ☆30Updated last year
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated last week
• GreatAttractor / libskry_r
  Lucky imaging library
  ☆17Updated 5 years ago
• diamondman / Adapt
  The client library for ProteusISC
  ☆26Updated 7 years ago
• vladris / pixie
  Minimal 16-bit toy VM and assembler
  ☆21Updated 7 years ago
• cornell-brg / pydgin
  A (Py)thon (D)SL for (G)enerating (In)struction set simulators.
  ☆167Updated 7 years ago
• howerj / forth-cpu
  A Forth CPU and System on a Chip, based on the J1, written in VHDL
  ☆364Updated last year
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• jamesbowman / j1
  The J1 CPU
  ☆171Updated 5 years ago
• whitequark / Boneless-CPU
  Resource-efficient 16-bit CPU architecture for FPGA control plane
  ☆96Updated 9 months ago