Alternatives and similar repositories for tetris-verilog:

Users that are interested in tetris-verilog are comparing it to the libraries listed below

• mangpo / chlorophyll
  Synthesis-Aided Compiler for GreenArrays GA144
  ☆52Updated 8 years ago
• Lichtso / UnikernelExperiments
  TCP/IPv6-enabled Pine64+ bootloader
  ☆13Updated 7 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆59Updated 5 years ago
• Gladdy / numerical-fpga-thesis
  Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH
  ☆28Updated 9 years ago
• BookOwl / scratching-forth
  A compiler from Forth to Scratch
  ☆22Updated 8 years ago
• azonenberg / antikernel
  The Antikernel operating system project
  ☆115Updated 4 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• drom / quark
  Stack CPU Work In Progress
  ☆30Updated last year
• sy2002 / ai-playground
  Unsorted Playground for Machine Learning, Reinforcement Learning and other AI Experiments
  ☆14Updated 2 years ago
• ZornsLemma / lib6502-jit
  JIT compiler for 6502 machine code, built on lib6502 and LLVM
  ☆54Updated 10 years ago
• rongarret / clmm
  An exercise in cryptographic minimlism
  ☆24Updated 9 years ago
• BillBohan / NISC
  A single instruction set processor architecture
  ☆18Updated 7 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆90Updated last year
• solbjorg / oberon-riscv
  Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…
  ☆76Updated 4 years ago
• aidanhs / schrotcl
  Schrödinger's Tcl
  ☆30Updated 9 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆123Updated 4 months ago
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆55Updated 3 years ago
• t1lang / t1bootstrap
  Bootstrap compiler
  ☆44Updated 5 years ago
• cbiffle / cfm
  A 16-bit CPU and self-hosting Forth system for the Lattice ICE40 FPGA, written in Haskell.
  ☆49Updated 3 years ago
• stephenrkell / donald
  The Mickey Mouse of dynamic linkers
  ☆14Updated last month
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• libresilicon / process
  ☆89Updated 5 years ago
• IonoclastBrigham / firth
  A simple Forth-like language intended for DSL creation, implemented in Lua.
  ☆27Updated 2 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆48Updated 7 years ago
• mmastrac / oblivious-cpu
  A re-implementation of ShapeCPU
  ☆18Updated 2 years ago
• sdd / ieee754-rrp
  IEEE754 reduced reduced precision floating point
  ☆22Updated 7 years ago
• leviathanch / qtflow
  A Qt5 based free VLSI development tool
  ☆30Updated 6 years ago
• junglejim8 / epaper
  QWERTY handset with wifi module and epaper display
  ☆16Updated 7 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago