Alternatives and similar repositories for tetris-verilog

Users that are interested in tetris-verilog are comparing it to the libraries listed below

• KestrelComputer / kestrel
  The Kestrel is a family of home-made computers, built as much as possible on open-source technology, and supporting as much as possible t…
  ☆189Updated 4 years ago
• mangpo / chlorophyll
  Synthesis-Aided Compiler for GreenArrays GA144
  ☆54Updated 9 years ago
• azonenberg / antikernel
  The Antikernel operating system project
  ☆119Updated 5 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 6 years ago
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 4 years ago
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆57Updated 4 years ago
• Lichtso / UnikernelExperiments
  TCP/IPv6-enabled Pine64+ bootloader
  ☆13Updated 8 years ago
• IonoclastBrigham / colon-firth
  A simple Forth-like language intended for DSL creation, implemented in Lua.
  ☆27Updated 4 months ago
• polysome / aggregate-1
  An open source miniPCIe development board based on the Xilinx Spartan 6 LX150T
  ☆146Updated 10 years ago
• zhemao / ez8
  The Easy 8-bit Processor
  ☆187Updated 11 years ago
• BillBohan / NISC
  A single instruction set processor architecture
  ☆18Updated 8 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆91Updated 2 years ago
• leviathanch / qtflow
  A Qt5 based free VLSI development tool
  ☆31Updated 7 years ago
• marssaxman / fleet
  exokernel style operating system based on lightweight virtual machines
  ☆25Updated 9 years ago
• revec / llvm-revec
  Revectorization passes integrated into the LLVM compiler infrastructure
  ☆29Updated 6 years ago
• dawsonjon / Chips-2.0
  FPGA Design Suite based on C to Verilog design flow.
  ☆246Updated 6 years ago
• drom / quark
  Stack CPU Work In Progress
  ☆30Updated 2 years ago
• howerj / forth-cpu
  A Forth CPU and System on a Chip, based on the J1, written in VHDL
  ☆365Updated last year
• inforichland / freezing-spice
  A pipelined RISCV implementation in VHDL
  ☆96Updated 7 years ago
• danluu / sega-system-for-fpga
  FPGA Sega in Verilog, for Xilinx Virtex, circa 2002. Has an emulator thrown in, to simplify FPGA debugging.
  ☆74Updated 12 years ago
• ZornsLemma / lib6502-jit
  JIT compiler for 6502 machine code, built on lib6502 and LLVM
  ☆55Updated 11 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 10 years ago
• t1lang / t1bootstrap
  Bootstrap compiler
  ☆44Updated 6 years ago
• libresilicon / process
  ☆91Updated 6 years ago
• google / autopiper
  ☆48Updated 10 years ago
• PaulBatchelor / voc
  A physical model of the human vocal tract using literate programming, based on Pink Trombone.
  ☆154Updated 7 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• solbjorg / oberon-riscv
  Oberon RISC-V port, based on Samuel Falvo's RISC-V compiler and Peter de Wachter's Project Norebo. Part of an academic project to evaluat…
  ☆78Updated 5 years ago
• kmonachopoulos / Spacecraft-Multicore-Emulator
  Spacecraft Multicore Emulator Based on Leon 3 Sparc V8 architecture processor
  ☆52Updated 6 years ago
• sdd / ieee754-rrp
  IEEE754 reduced reduced precision floating point
  ☆22Updated 8 years ago