Alternatives and similar repositories for FPGA-TankGame:

Users that are interested in FPGA-TankGame are comparing it to the libraries listed below

• HobbitQia / 2023_ICS
  ☆11Updated last year
• TonyCrane / CraneCPU
  RISC-V SingleCycle/Pipeline CPU (lab of ZJU Computer System Series)
  ☆15Updated last year
• Guahao31 / 2023_DD
  浙江大学 2023 学年秋冬学期《数字逻辑设计》实验文档。
  ☆12Updated last year
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆34Updated 3 years ago
• ZJUSCT / HPC101-Labs-2022
  ☆13Updated 2 years ago
• Zhangyc0 / ZJU-Course-and-Life
  主要记载了这两年来的学习内容和生活部分hhh；学习内容以ZJU课程内容为主，生活部分则大都是对于杭州一些餐馆和游玩地点的评价。
  ☆17Updated 2 years ago
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆35Updated 3 years ago
• BMS-2021 / MiniSQL
  A toy database, the final project of ZJU Database System Concept course
  ☆56Updated 2 years ago
• thu-cs-lab / thinpad_top
  Project template for Artix-7 based Thinpad board
  ☆46Updated last year
• YooLc / FPGA-STG
  浙江大学 2023-2024 秋冬学期 《数字逻辑设计》大作业
  ☆11Updated last year
• thu-cs-lab / Digital-Design-Docs
  Documentation for Digital Design course
  ☆19Updated last month
• cocodery / SysYCompiler
  a compiler for CSC-Compiler-2022
  ☆13Updated 2 years ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 2 years ago
• nscscc2019ucas / nscscc2019ucas
  ☆34Updated 5 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• RickyTino / MangoMIPS32
  A softcore microprocessor of MIPS32 architecture.
  ☆39Updated 9 months ago
• jiegec / Projects
  A summary of my projects
  ☆49Updated last month
• ZJU-SEC / os24fall-stu
  ☆34Updated 2 months ago
• YAVGroup / Verilog-OJ
  Online judge server for Verilog | verilogoj.ustc.edu.cn
  ☆79Updated 10 months ago
• hrpccs / 2022-fall-yatcpu-repo
  ☆25Updated last year
• cyjjj / OOP
  2019-2020 ZJU OOP Projects
  ☆8Updated 4 years ago
• oscomp / proj6-user-level-interrupt
  基于FPGA实现用户态中断硬件机制与优化操作系统内核
  ☆9Updated 3 weeks ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆91Updated last year
• z4yx / supervisor-mips32
  计算机组成原理课程32位监控程序
  ☆48Updated 4 years ago
• RalXYZ / cc99
  C-like language compiler, the final project of ZJU Compiler Principle course
  ☆43Updated 2 years ago
• jiegec / kb
  My knowledge base
  ☆52Updated this week
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated last year
• bowling233 / TechStack
  My TechStack written in MkDocs
  ☆18Updated this week
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆50Updated 3 years ago
• name1e5s / Sirius
  Asymmetric dual issue in-order microprocessor.
  ☆34Updated 5 years ago