2horse9sun / ucb_sp20_cs152_labLinks
UC Berkeley CS152 Computer Architecture and Engineering Labs
☆26Updated 5 years ago
Alternatives and similar repositories for ucb_sp20_cs152_lab
Users that are interested in ucb_sp20_cs152_lab are comparing it to the libraries listed below
Sorting:
- ☆65Updated 2 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆178Updated 3 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆95Updated 5 months ago
- Github repository of HPCA 2025 paper "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆14Updated last month
- MIT6.175 & MIT6.375 Study Notes☆43Updated 2 years ago
- ☆44Updated 4 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆92Updated 5 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆75Updated 6 months ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 8 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- ☆65Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- ☆151Updated 8 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆57Updated last year
- jump to a place when progam runs to the max instruction number☆14Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆70Updated last year
- Programming and Assignment Material for ECE 695☆16Updated 4 years ago
- This repository collects all materials from past years of cs152.☆51Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆74Updated last month
- This is where gem5 based DRAM cache models live.☆17Updated 2 years ago
- The Sniper Multi-Core Simulator☆149Updated 11 months ago
- ☆93Updated last year
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆94Updated last year
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆23Updated 9 months ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- 中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程☆29Updated 5 years ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆33Updated last year
- Processing-In-Memory (PIM) Simulator☆194Updated 9 months ago
- A Study of the SiFive Inclusive L2 Cache☆67Updated last year
- gem5 Tips & Tricks☆70Updated 5 years ago