2horse9sun / ucb_sp20_cs152_labLinks
UC Berkeley CS152 Computer Architecture and Engineering Labs
☆26Updated 5 years ago
Alternatives and similar repositories for ucb_sp20_cs152_lab
Users that are interested in ucb_sp20_cs152_lab are comparing it to the libraries listed below
Sorting:
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆119Updated 8 months ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆179Updated 3 years ago
- ☆65Updated 3 years ago
- Github repository of HPCA 2025 paper "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆16Updated 3 weeks ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆107Updated 8 months ago
- The Sniper Multi-Core Simulator☆162Updated 2 months ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆108Updated last year
- Examples of DPU programs using the UPMEM DPU SDK☆45Updated 11 months ago
- ☆118Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Updated last year
- 中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程☆29Updated 5 years ago
- ☆163Updated 11 months ago
- A highly-flexible GPU simulator for AMD GPUs.☆207Updated this week
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆45Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- Programming and Assignment Material for ECE 695☆17Updated 4 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆14Updated 3 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 4 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆62Updated last year
- MIT6.175 & MIT6.375 Study Notes☆45Updated 2 years ago
- This is where gem5 based DRAM cache models live.☆20Updated 2 years ago
- this is a repository based on gem5 and aims to be modified for CXL☆29Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 3 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 9 months ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆165Updated last year
- ☆70Updated 4 years ago
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆36Updated 3 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆84Updated 2 years ago
- Allo Accelerator Design and Programming Framework☆318Updated this week