lionleaf / dmkonst
An optimized pipelined MIPS CPU written in VHDL
☆10Updated 9 years ago
Related projects ⓘ
Alternatives and complementary repositories for dmkonst
- A vhdl package for reading and writing bitmap files.☆11Updated 6 years ago
- VHDL-Mips-Pipeline-Microprocessor☆15Updated 12 years ago
- Simple implementation of cache using VHDL☆19Updated 7 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆19Updated 2 years ago
- Simple VHDL examples using ghdl as compiler and wave generating☆13Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated 11 months ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆9Updated 8 years ago
- FPGA Games Gathered from GitHub in one place☆17Updated 2 years ago
- My own VHDL components library. Anything from a flip flop to an ALU.☆12Updated 9 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 3 weeks ago
- Müsli USB Pmod-compatible module☆11Updated last year
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆15Updated last year
- Minimal microprocessor☆19Updated 7 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- VHDL package to provide C-like string formatting☆15Updated 2 years ago
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆13Updated this week
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- ☆28Updated 6 months ago
- ☆13Updated 4 years ago
- XC2064 bitstream documentation☆16Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated last year
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆28Updated 7 months ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- GUI editor for hardware description designs☆27Updated last year
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆15Updated 3 months ago
- Master-thesis-final☆17Updated last year
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆19Updated last year
- Verilog re-implementation of the famous CAPCOM arcade game☆27Updated 5 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated 3 months ago