prantoamt / 16bit_processor_designLinks
☆12Updated 6 years ago
Alternatives and similar repositories for 16bit_processor_design
Users that are interested in 16bit_processor_design are comparing it to the libraries listed below
Sorting:
- All the projects and assignments done as part of VLSI course.☆20Updated 4 years ago
- USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…☆16Updated 3 years ago
- The Repository contains the code of various Digital Circuits☆11Updated 2 years ago
- A Y86-64 processor implemented using Verilog☆18Updated 4 years ago
- Dual-core 16-bit RISC processor☆11Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆24Updated last year
- RV32I single cycle simulation on open-source software Logisim.☆20Updated 2 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- Custom 64-bit pipelined RISC processor☆18Updated last year
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆27Updated 3 weeks ago
- ☆12Updated last year
- A SoC for DOOM☆19Updated 4 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆14Updated 13 years ago
- A library of verilog and vhdl modules☆15Updated 6 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- ☆23Updated last year
- VHDL package to provide C-like string formatting☆15Updated 3 years ago
- SystemC to Verilog Synthesizable Subset Translator☆10Updated 2 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆20Updated 4 years ago
- The template for VLSI project☆21Updated 6 years ago
- Digital Design Labs☆24Updated 6 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Updated 2 years ago
- ☆11Updated 3 years ago
- ☆17Updated 10 months ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆14Updated 3 years ago
- Repository containing the DSP gateware cores☆13Updated this week