☆12Dec 30, 2018Updated 7 years ago
Alternatives and similar repositories for 16bit_processor_design
Users that are interested in 16bit_processor_design are comparing it to the libraries listed below
Sorting:
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 2 months ago
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- A 32-Bit RISC Processor implemented on Logisim along with a python based assembler.☆17Nov 4, 2017Updated 8 years ago
- A Y86-64 processor implemented using Verilog☆16Aug 21, 2021Updated 4 years ago
- All the projects and assignments done as part of VLSI course.☆20Sep 23, 2020Updated 5 years ago
- ☆12May 21, 2024Updated last year
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago
- ☆21Jun 2, 2017Updated 8 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- ☆11Dec 24, 2024Updated last year
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Feb 19, 2026Updated last week
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 4 months ago
- Türkiye'nin il, ilçe ve mahalle verilerini PostgreSQL formatında içermektedir.(2024)☆12Nov 17, 2024Updated last year
- Simplify your life with our product renting system "Dhar Hobe". Borrow what you need, lend what you have!☆10Mar 22, 2024Updated last year
- A collection of logic circuits I've built in VCB☆10Aug 5, 2022Updated 3 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- ☆41Apr 2, 2018Updated 7 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- Tools to encode / decode /test 8b 10b encoding "The IBM way"☆11May 5, 2022Updated 3 years ago
- https://github.com/lynnpepin/reso made in rust☆15Feb 23, 2022Updated 4 years ago
- Xilinx CPLD replacement for the Commodore Amiga Amber custom chip☆14Oct 31, 2025Updated 4 months ago
- Audio libs for load and play some audio files☆10Jan 3, 2021Updated 5 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- ☆11May 30, 2024Updated last year
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- Repository for sample code for an N-tier architecture☆14Jul 8, 2023Updated 2 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago