prantoamt / 16bit_processor_design

Related projects ⓘ

Alternatives and complementary repositories for 16bit_processor_design

• zeeshanrafique23 / RV32I-Logisim
  RV32I single cycle simulation on open-source software Logisim.
  ☆16Updated 2 years ago
• douggilliland / Design_A_CPU
  Design a CPU in VHDL
  ☆10Updated 2 years ago
• ecilasun / NekoIchi
  A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board
  ☆29Updated 3 years ago
• logisim-evolution / GECKO5Education
  Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education
  ☆10Updated 2 weeks ago
• rschlaikjer / fpga-3-softcores
  Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware
  ☆10Updated 4 years ago
• Toms42 / logisim-RISC-V-CPU
  ☆20Updated 7 years ago
• RClabiisc / I2SRV64-SS-v1
  Reconfigurable Computing Lab, DESE, Indian Institiute of Science
  ☆20Updated 5 months ago
• mattuna15 / merlin
  Learn how to create your own 32-bit system from scratch.
  ☆12Updated 2 years ago
• ultraembedded / core_enet
  Ethernet MAC 10/100 Mbps
  ☆24Updated 3 years ago
• sfmth / ibnalhaytham
  32-bit RISC-V based processor with memory controler
  ☆15Updated 2 years ago
• Speccery / icy99
  TI-99/4A FPGA implementation for the Icestorm toolchain
  ☆15Updated 11 months ago
• Wren6991 / DOOMSoC
  A SoC for DOOM
  ☆16Updated 3 years ago
• mattvenn / wishbone_buttons_leds
  simple wishbone client to read buttons and write leds
  ☆17Updated 11 months ago
• lawrie / ulx3s_examples
  Example Verilog code for Ulx3s
  ☆40Updated 2 years ago
• spider-tronix / VLSI
  RISC V core implementation using Verilog.
  ☆25Updated 3 years ago
• hdl-util / vga-text-mode
  VGA-compatible text mode functionality
  ☆14Updated 4 years ago
• FelipeFFerreira / ITA-CORES
  RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
  ☆40Updated last year
• DoctorWkt / ULX3S-Blinky
  A blinky project for the ULX3S v3.0.3 FPGA board
  ☆16Updated 5 years ago
• lawrie / tiny_ram_soc
  Picorv32 SoC that uses only BRAM, not flash memory
  ☆12Updated 5 years ago
• openhwgroup / riscv-ovpsim-corev
  ☆11Updated 11 months ago
• Ashwin-Rajesh / RiSC-16
  RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…
  ☆10Updated 2 years ago
• zerkman / zhdmi
  A complete HDMI transmitter implementation in VHDL
  ☆19Updated last week
• machdyne / qqspi
  QQSPI Pmod-compatible 32MB PSRAM module
  ☆14Updated last year
• TimRudy / uart-verilog
  A simple 8 bit UART implementation in Verilog, with tests and timing diagrams
  ☆20Updated last year
• epsilon537 / boxlambda
  FPGA based microcomputer sandbox for software and RTL experimentation
  ☆45Updated this week
• lawrie / ulx3s_retro
  Retro computing on the Ulx3s ECP5 FPGA board
  ☆24Updated 2 years ago
• efabless / ravenna
  32-bit RISC-V microcontroller
  ☆9Updated 3 years ago
• efabless / caravel_board
  ☆31Updated last week
• riscvarchive / riscv-zfinx
  ☆12Updated 9 months ago