Alternatives and similar repositories for mini-riscv-os:

Users that are interested in mini-riscv-os are comparing it to the libraries listed below

• sysprog21 / rv32emu
  Compact and Efficient RISC-V RV32I[MAFC] emulator
  ☆475Updated this week
• sysprog21 / semu
  A minimalist RISC-V system emulator capable of running Linux kernel
  ☆261Updated 2 weeks ago
• runninglinuxkernel / riscv_programming_practice
  ☆204Updated last year
• riscv-non-isa / riscv-sbi-doc
  Documentation for the RISC-V Supervisor Binary Interface
  ☆398Updated 2 weeks ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆631Updated last week
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆141Updated 8 months ago
• plctlab / riscv-operating-system-mooc
  《从头写一个RISC-V OS》课程配套的资源
  ☆998Updated last week
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,187Updated last week
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆774Updated last month
• mit-pdos / xv6-riscv-book
  Text describing xv6 on RISC-V
  ☆723Updated 8 months ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆218Updated 3 years ago
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆342Updated last year
• sysprog21 / shecc
  A self-hosting and educational C optimizing compiler
  ☆1,219Updated this week
• riscv2os / riscv2os
  從 RISC-V 處理器到 UNIX 作業系統
  ☆351Updated last year
• mathis-s / SoomRV
  A simple superscalar out-of-order RISC-V microprocessor
  ☆204Updated 2 months ago
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆105Updated 2 years ago
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆175Updated last year
• OpenXiangShan / NEMU
  ☆273Updated this week
• riscv-non-isa / riscv-asm-manual
  RISC-V Assembly Programmer's Manual
  ☆1,503Updated 3 weeks ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆183Updated last year
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆140Updated 11 months ago
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆65Updated last year
• cccriscv / riscv_to_os_book
  在 RISC-V 處理器上設計作業系統 -- 程式碼+電子書
  ☆33Updated 3 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆201Updated 4 years ago
• DavidSpickett / BadgerKernel
  Multitasking kernel for Arm/Thumb/AArch64 targets.
  ☆48Updated 3 years ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆140Updated 2 years ago
• Ko-oK-OS / xv6-rust
  🦀️ Re-implement xv6-riscv in Rust
  ☆333Updated 2 years ago
• d0iasm / rvemu-for-book
  Reference implementation for the book "Writing a RISC-V Emulator in Rust".
  ☆379Updated 2 years ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆149Updated 2 weeks ago
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆141Updated last year