Alternatives and similar repositories for spec2017-on-iOS:

Users that are interested in spec2017-on-iOS are comparing it to the libraries listed below

• junjie1475 / MacOS_CoreBinder
  Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines
  ☆15Updated 4 months ago
• victoryang00 / A16-microbenchmark
  A repo to store what M1 explainer does and ~Armv9~ Armv8.6 ISA on A16
  ☆18Updated 5 months ago
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆50Updated this week
• Veedrac / microarchitecturometer
  Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…
  ☆128Updated 4 years ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆24Updated last month
• junjie1475 / iOS-Profiler
  A iOS profiler(non-jailbreak) to get iOS runtime hardware information.
  ☆29Updated last year
• name99-org / AArch64-Explore
  ☆273Updated 2 months ago
• JamesAslan / MicroArchBench
  ☆65Updated 4 months ago
• jiegec / kb
  My knowledge base
  ☆45Updated this week
• travisdowns / robsize
  ROB size testing utility
  ☆144Updated 3 years ago
• xrq-phys / blis_apple
  BLIS fork with kernels for Apple M1. (Perhaps) The first open-source BLAS with Apple Matrix Coprocessor support.
  ☆33Updated 2 years ago
• nihui / vkpeak
  A tool which profiles Vulkan devices to find their peak capacities
  ☆115Updated 6 months ago
• dougallj / applecpu
  Apple Firestorm/Icestorm CPU microarchitecture docs
  ☆237Updated last year
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆60Updated 3 years ago
• plctlab / RISCV-Training
  Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.
  ☆34Updated 11 months ago
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 3 years ago
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆42Updated 2 weeks ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆19Updated last month
• jiegec / la-inst
  Examine and discover LoongArch instructions
  ☆14Updated last year
• ISRC-CAS / c910-llvm
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆64Updated 4 years ago
• mollybuild / RISCV-Measurement
  This is a repo for recording and reporting RISCV platform's test and measurement continuously.
  ☆59Updated last year
• jiegec / chisel-memory-lower
  Lower chisel memories to SRAM macros
  ☆12Updated 11 months ago
• cnrv / RVSC2023
  RISC-V Summit China 2023
  ☆43Updated last year
• ChipsandCheese / Microbenchmarks
  Trying to figure various CPU things out
  ☆75Updated last year
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆37Updated 3 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆19Updated 2 years ago