junjie1475 / spec2017-on-iOSLinks
Experimental playground to run spec2017 on iOS
☆62Updated 2 years ago
Alternatives and similar repositories for spec2017-on-iOS
Users that are interested in spec2017-on-iOS are comparing it to the libraries listed below
Sorting:
- Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines☆19Updated last year
- An app to get Apple Silicon Mac Voltage.☆23Updated 2 weeks ago
- A repo to store what M1 explainer does and ~Armv9~ Armv8.6 ISA on A16☆19Updated last year
- Generate Linux Perf event tables for Apple Silicon☆16Updated last week
- My knowledge base☆75Updated last week
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆132Updated 4 years ago
- ☆310Updated 3 months ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Updated last month
- Apple Firestorm/Icestorm CPU microarchitecture docs☆247Updated 2 years ago
- Microarchitecture diagrams of several CPUs☆44Updated this week
- CPU micro benchmarks☆71Updated 2 months ago
- BLIS fork with kernels for Apple M1. (Perhaps) The first open-source BLAS with Apple Matrix Coprocessor support.☆36Updated 2 years ago
- Trying to figure various CPU things out☆153Updated last week
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Updated 3 years ago
- ☆26Updated 2 years ago
- Trying to figure various CPU things out☆90Updated 2 weeks ago
- ROB size testing utility☆158Updated 4 years ago
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆32Updated 6 months ago
- Examine and discover LoongArch instructions☆21Updated 5 months ago
- ☆76Updated last year
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆44Updated 4 years ago
- A program that aims to measure the size of RAM an the characteristics of CPU Cache.☆14Updated 7 years ago
- A tool which profiles Vulkan devices to find their peak capacities☆150Updated last month
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.☆35Updated last year
- The source of my blog.☆54Updated 2 weeks ago
- PLCT工具箱☆30Updated 3 years ago
- Unofficial LoongArch Intrinsics Guide☆63Updated 4 months ago
- CAKE Library for constant-bandwidth matrix multiplication on CPUs☆14Updated last year
- RISC-V Summit China 2023☆40Updated 2 years ago